# **ECE 4570 Electronic Device Fundamentals**

Fall 2019 Dept of Electrical & Computer Engineering Cornell University Instructor: Debdeep Jena (<u>djena@cornell.edu</u>)

## Final Exam (Solutions)

12/19/2019 2:00-4:30 pm

**<u>NOTE</u>**: Solve analytically before substituting numerical values. Provide sketches with labels wherever the situation demands. State your approximations clearly, and use your intuition to cut down the math.

#### Problem 1 (20 Points): Miscellaneous

a) Prove that the maximum conductance of an electron mode is  $q^2/h$  (the quantum of conductance).

b) Explain why the pn junction, the Schottky diode, the bipolar transistor, and the FET all have ideal 'subthreshold slope' of  $SS = k_bT*ln(10)$ , which is 60 mV/decade @300K.

c) Explain why the SS of part b) limits the low-energy limit of electronic device performance.

d) Explain why Zener and Avalanche breakdown limit the high-energy performance of electronic devices.

Solutions by <u>Kathleen Smith</u>:

Problem JSina current in simplicity's arguemen the nv Vin= [L] Conductance E(K) (a) T= () ħ dk mx to f(k) = f(E)= Contration

b) Current is proportional to the number of carners. For a device under bras, electrons and holes have disserent Fermi levels, which alters the carrier statistics. Under bias: np= ni2 exp(Esn-Esp) = ni2 exp (gV KBT 2 MIN KT LAME Wal C For all of these devices, the number of carriers that are available to generate current is therefore na exp (BV) ( KT) t therefore and and I ~ exp (gv). below threshold. The in bill The subthreshold slope, measured on a logio scale, is therefore alectro IZKI h10 b & la ind

c) The SS limits low energy persormance because, low every persormance arms to get the greatest increase in when the smallest possible increase in voltage, since power dissipated, P=IV. The SS sets the maximum allowed change in current per voltage increase and there fore sets the minimum power required to attain a desired current.

© Debdeep Jena (12/19/2019)

I) Avalanche and Zeren breakdown lead to a rapid increase in current in a device, such that the device is no lorger controlled by voltage as predicted by low field theory. Energy barriers no longer success fully black the Slow of electrons. In avalanche breakdown, the field is sufficiently high such that electrons have enough kinetic energy to collide with the lattice and generate a conduction electron t valence hole pair. These carries have enough energy to repeat the process, causing the number of carners to increase exponentially



### Problem 2 (20 Points): Diagnosing pn junction Diodes

Two p-n junction diodes A and B are fabricated on a semiconductor wafer. The semiconductor has an intrinsic carrier density  $n_i$ . The intentional doping in both n- and p-regions of the p-n junctions equal  $N_A=N_D=N_0$ . However, during ion implantation for isolation of the two diodes, <u>negatively charged ions</u> of sheet density  $\sigma$  incorporate a distance *t* from the metallurgical junction region in the *n-type side* of diode B. No such ions enter diode A. <u>Neglect Gummel correction</u>.

a) Express the total depletion region thickness W in <u>diode A</u> in terms of  $n_i$ ,  $N_0$ , and the Debye length  $L_D$  in the intentionally doped regions of the semiconductors. The Debye length in a doped region is given by  $L_D = \sqrt{\varepsilon_s kT / q^2 N}$ , where N is the doping.

**b)** Assume that the extra incorporated ions in diode B are <u>inside</u> the n-type depletion region of B. From two known facts, you will find the two unknowns - the sheet doping density  $\sigma$ , and the thickness *t*. <u>First fact</u>: The electric field drops to ZERO <u>on the junction side</u> of the plane of the sheet charge in diode B. <u>Second fact</u>: The zero-bias junction capacitances of diodes A and B are exactly the same.

Find  $\sigma$  in terms of  $N_0$  and W, and t in terms of W. Draw the charge-field-band diagrams as you go along (you can't solve the problem without them!).

it 
$$t \in W_{\perp} = 0$$
, Diode A case  
If  $t = \frac{1}{6}$ :  
 $W = \lambda_{1} + x_{n}$  so  $x_{n} = \frac{1}{3}W$   
 $\sigma = N_{0}x_{n} = \frac{2}{3}N_{0}W$ 

#### Problem 3 (20 Points): A "MESJFET"



The figure on the left shows a device that needs to be analyzed for a certain application. The design part assigned to you will only require your knowledge of metal-semiconductor and p-n junctions. Here's what is required: the device should operate as a transistor. The current flow between the source and drain ohmic contacts has to be modulated by the gate voltage,  $V_g$ . Your main task is to find the gate voltage at which no current can flow in the n-type layer. The same gate voltage is applied to both the metal – n-type semiconductor ohmic contact (as shown in the figure).

Neglect Gummel correction for this problem. The following are given –

- 1- Semiconductor electron affinity:  $q\chi_s$ , intrinsic carrier density:  $n_i$ , Dielectric constant:  $\varepsilon_s$
- 2 Doping densities:  $N_D$  &  $N_A$ , such that  $N_A >> N_D$  (use this to your advantage), and
- 3 The thickness of the n-type layer: *t*.
- 4 The n-layer is conductive between the source-drain contacts when  $V_g=0$ .
  - a) Find the work function  $q\Phi_M$  of the Schottky metal such that the 'built-in' voltage of the Schottky junction is *exactly the same* as the built-in voltage of p-n junction. Choose this to be your metal work function for the rest of the problem.
  - b) Find the thickness of the <u>conductive</u> region in the n-type layer at zero gate bias. Do so by sketching the charge-field-band diagram along the line A-B for the case when  $V_g=0$ , and taking it from there. What can you say about the thickness *t* from given conditions 3 & 4 above?
  - c) It is specified that the horizontal current between the source-drain contacts should be zero at a certain gate voltage, called the pinch-off voltage. This can happen only if the n-type layer is completely depleted of free carriers. Find the pinch-off gate voltage. Is it positive or negative?
  - d) Why the strange name 'MESJFET' (other than that this device has been invented for this exam)?



. -

The output and transfer characteristics are similar to a generic FET like the one shown below.





Consider the MOSFET shown above. Assume a gate metal with a work function of 4.5eV, the n+ regions are degenerately doped ( $N_D=N_c$ ), and that there are no charges in the oxide layer. Use the following material parameters for your calculations. Remember to draw relevant sketches.

Si:  $n_i(300K) = 10^{10}/cm^3$ ,  $q\chi_{Si}=4.05eV$ ,  $\epsilon_S=12\epsilon_0$ ,  $E_g=1.1eV$ ,  $\mu_n=200 cm^2/V.s$ 

SiO<sub>2</sub>:  $q\chi_{ox}=0.95 \text{eV}, E_g=8.0 \text{eV}, \epsilon_S=4\epsilon_0$ 

- a) Calculate the threshold voltage  $V_T$  at 300K by drawing the energy band diagram.
- b) Comment how  $V_T$  would change if the temperature is lowered to 77K (do not calculate!).
- c) Sketch the low- and high-frequency C-V curves if the voltage is applied between the metal gate, and to an <u>ohmic contact to the p-substrate</u>. Label everything of importance (capacitance values, V<sub>FB</sub>, V<sub>th</sub>), and explain.
- d) Calculate the current per device width for a gate length of L=0.5 micron at bias conditions of V<sub>ds</sub>=0.5 V and V<sub>gs</sub>-V<sub>T</sub>=1 V. Is the device in the linear or saturation regime?
- e) Calculate the saturation current per device width at  $V_{gs}$ - $V_T$ =1 V for a gate length of *L*=0.5 micron.
- f) If I scale the FET gate length to below  $L\sim10$  nm, I approach the ballistic limit of the FET. Estimate the ballistic saturation current at V<sub>gs</sub>-V<sub>T</sub> = 0.3 V in this limit.
- g) Now if I want a high-voltage FET, I must increase the gate length. When V<sub>gs</sub> = V<sub>FB</sub>, I want to prevent *drain-source punchthrough* for V<sub>ds</sub>=100 Volt. Find the gate length so that I am safe. Make reasonable approximations, and assume that the gate oxide can sustain very large fields.
- h) Does the device at such gate lengths suffer from short-channel effects?

PROBLEM 3 AM < AS THE To calculate  $V_{Th}$ , first get  $V_{FB}$  - 5.04eV  $V_{FB} = q(\phi_{H} - \phi_{S}) = q[\phi_{H} - (qT_{SL} + E_{C} - E_{F})]$ (A)  $V_{FB} = -0.54 \text{ eV}$   $(E_c - E_r) + (E_{E} - E_{F})$   $\approx \frac{E_F}{2} \approx 0.55 \text{ eV} \quad 9^{2}\text{ B} = \text{ hT} \ln(\frac{N_A}{n_c}) = 0 \quad 44 \text{ eV}$ hegotive! of VFB was zero, the threshold voltage would be - $V_{TH}^{D} = 2\psi_{g} + \sqrt{\lambda_{q}E_{s}N_{H}(2\psi_{g})}$ = 2(0.44) + 0.98 = 1.86 Volt Since there is already band hending @ VG=0, the threshold voltage taking the flat-band voltage into account,  $V_{TH} = V_{TH}^{0} - |V_{FB}| = |.86 - 0.54$  $V_{TH} = |.32 V_{olt}|$ Depends strongly on  $T_{B} = kT_{eln}(\frac{N_{d}}{n_{c}}) \approx kT(-\frac{E_{D}}{kT} + \frac{E_{B}}{akT}) \approx T^{0}$  to first order  $kT = \frac{1}{kT} = V_{TH}$  not  $\frac{VERY}{VERY}$  sensitive to (6) (5) С temperature ... - Con = Eor = 34 MC G both HF & LF since nt St Dwells Supply es instantenously to form inversion channel. Levovy weet inversion ٧<sub>G-</sub> VFB 0 volt VTI (0.54 volt) (+132 volt)

Prob 3, contd ...  
(d) Nov of Vos dops in the renore-based Jain-channel n<sup>2</sup>p  
junction, metho p-side.  
... 3f the gate larger than 
$$\lim_{g \to \infty} \lim_{g \to \infty} \lim_{g \to \infty} \frac{1}{2 e_s} \sum_{g \to 0} V_{0H}$$
, 9 should be safe.  
 $\frac{1}{2} \frac{N_h (\sum_{j=1}^{m})^2}{2 e_s} = V_{3L} = 100 \text{ VoH}$ , 9 should be safe.  
 $\frac{1}{2} \frac{N_h (\sum_{j=1}^{m})^2}{2 e_s} = \sqrt{\frac{2}{4 e_s}} \frac{V_{3L}}{9 N_h} = 0.8 \mu \text{m}$   
 $\frac{1}{9} \frac{1}{9 \text{ Mg/st}} \frac{1}{2} \frac{$ 

-

Parts d and e (from <u>Kathleen Smith</u>)

To lov Vø devico 50 510 tho regime VD= D.S O.S -MM TO 53 08 e CM 0,071 mA ID,sat= 0.71 MM

Parts f and g: From class notes:

$$e^{\eta_s} \approx e^{\frac{V_{gs} - V_T}{V_{th}}} \cdot \frac{1}{1 + e^{-v_d}} \implies \boxed{\frac{I_d}{W}|_{off} \approx J_0^{2d} \cdot e^{\frac{V_{gs} - V_T}{V_{th}}} \cdot 2 \tanh\left[\frac{V_{ds}}{2V_{th}}\right]}.$$
(18.6)

**On-State**: For gate voltages  $V_{gs} - V_T >> V_{th}$ , the FET is in the **on-state**. The ballistic current in this limit is<sup>14</sup>

$$\frac{\left[\frac{I_d}{W}\right]_{on} \approx J_0^{2d} \cdot \left[\frac{\eta_s^3}{\Gamma(2+\frac{1}{2})}\right] \approx J_0^{2d} \cdot \frac{4}{3\sqrt{\pi}} \cdot \left(\frac{2C_g(V_{gs}-V_T)}{qn_q}\right)^{\frac{3}{2}}}{\Longrightarrow \frac{I_d}{W}\Big]_{on} \approx \frac{16}{3} \cdot \frac{qg_s g_v \sqrt{m_c^{\star}}}{h^2} \cdot \left[\frac{q(V_{gs}-V_T)}{1+\frac{q^{2} \cdot \frac{g_s g_v m_c^{\star}}{\xi_h}}{\frac{2\pi h^2}{t_h}}\right]^{\frac{3}{2}}.$$
 (18.7)

Use band parameters to get  $C_b=0.355$  uF/cm and  $C_q=27$  uF/cm<sup>2</sup>, implying  $C_q>>C_b$ . Since the on-state saturation current per unit width depends on the total capacitance as  $1/C_{tot}= 1/C_q+1/C_b$ , the quantum capacitance may be neglected ONLY in the on-state. Using the provided values of Silicon band parameters, and the MOSFET barrier dimensions, we obtain the currents at the appropriate bias voltages from the above equations as

Ion=0.08 mA/um, Ioff=0.000036 mA/um, and Ion/Ioff ~2247.