

Graphene Nanoribbon Tunnel Transistors

Qin Zhang, Tian Fang, Huili Xing, Alan Seabaugh, and Debdeep Jena

Abstract—A graphene nanoribbon (GNR) tunnel field-effect transistor (TFET) is proposed and modeled analytically. Ribbon widths between 3 and 10 nm are considered, corresponding to energy bandgaps in the range of 0.46 to 0.14 eV. It is shown that a 5-nm ribbon width TFET can switch from on to off with only 0.1-V gate swing. The transistor achieves 800 $\mu\text{A}/\mu\text{m}$ ON-state current and 26 pA/ μm OFF-state current, with an effective subthreshold swing of 0.19 mV/dec. Compared to a projected 2009 *n*MOSFET, the GNR TFET can provide 5 \times higher speed, 20 \times lower dynamic power, and 280 000 \times lower OFF-state power dissipation. The high performance of GNR TFETs results from their narrow bandgaps and their 1-D nature.

Index Terms—Graphene, subthreshold swing, tunnel transistor, 1-D.

I. INTRODUCTION

THE TUNNELING field-effect transistor (TFET) is attracting attention because of its low subthreshold swing and low OFF-state leakage [1]–[7]. Choi *et al.* [4] have experimentally demonstrated a Si *n*-channel TFET with a 52.8 mV/dec subthreshold swing. However, the ON-state current density in this device is two orders of magnitude lower than a high-performance MOSFET. To enhance the ON-state tunneling current, narrower bandgap materials with smaller effective masses are being considered [6], [7]; Knoch *et al.* [1], [2] show by simulation that 1-D TFETs are preferred to bulk FETs because of the superior gate control and a reduction of transverse energy component in the 1-D tunneling transport. Graphene nanoribbons (GNRs) have a width-tunable narrow bandgap [8]–[13], which is particularly favorable for TFET applications, and more amenable to planar processing and large-scale integration than carbon nanotubes (CNTs). In this letter, the GNR TFET is analyzed. It is shown that TFETs based on GNRs are capable of higher drive currents than III–V or group IV channel TFETs with lower subthreshold swing, higher speed, and orders of magnitude lower power dissipation.

II. DEVICE STRUCTURE AND OPERATION

Similar to a CNT TFET [1], [2], the schematic of a *p*-channel GNR TFET is shown in Fig. 1. The source is heavily doped to be n^+ , and the drain is p^+ . The channel is also designed to be p^+ , but is fully depleted at zero gate bias.

Manuscript received June 9, 2008; revised September 1, 2008. Current version published November 21, 2008. The review of this letter was arranged by Editor J. Cai.

The authors are with the Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556 USA (e-mail: qzhang1@nd.edu; tfang@nd.edu; hxing@nd.edu; seabaugh.1@nd.edu; djena@nd.edu).

Digital Object Identifier 10.1109/LED.2008.2005650




Fig. 1. Schematic cross section of an interband *p*-channel GNR TFET, where the GNR is heavily doped or electrostatically doped to form a p^+n^+ tunnel junction, and the gate is placed over the fully depleted *p*-side.

Heavy doping concentrations are generated either by dopants or electrostatically engineered [1]. Due to the strong C–C bonds in GNRs (and CNTs), chemical doping is challenging, but rapid progress is being made in that direction [13]. On the other hand, electrostatic doping has successfully been demonstrated for achieving tunnel junctions in CNT FETs [3], and the same can be achieved for GNRs. The electrostatics of this quasi-1-D geometry is solved by a surface potential method, where the GNR surface potential, $\Phi_F(x)$, is given by the 1-D Poisson equation [14]

$$\frac{d^2\Phi_F(x)}{dx^2} - \frac{\Phi_F(x) - \Phi_G - \Phi_{BI}}{\lambda^2} = -\frac{q(\pm N)}{\epsilon_{GNR}}. \quad (1)$$

Here, Φ_G is the gate potential, $q\Phi_{BI} = E_G/2 - qV_T \ln(N/n_i)$ is the built-in potential, $E_G = 2\pi\hbar v_F/3w_{GNR}$ [9], [10] is the GNR's bandgap, $v_F \sim 10^8$ cm/s is the Fermi velocity of carriers in graphene [15], w_{GNR} is the ribbon width, V_T is the thermal voltage, n_i is the intrinsic carrier concentration, N is the doping concentration; the “+” sign is for donors, and the “−” sign is for acceptors. The parameter $\lambda = \sqrt{(\epsilon_{GNR}/\epsilon_{OX})t_{GNR}t_{OX}}$ is the relevant length scale for potential variations; ϵ_{GNR} and ϵ_{OX} are the GNR and oxide dielectric constants, respectively, and $t_{GNR} = 0.35$ nm [16] is the thickness of the GNR. Lastly, t_{OX} is the gate oxide thickness. Equation (1) is applied in all three regions: n^+ source, p^+ channel, and p^+ drain. The boundary conditions are the following: 1) zero electric field at $x = \pm\infty$; 2) continuous electric field and potential at the source/channel and drain/channel junction; 3) $E_F - E_C = qV_T$ at the n^+ source, and $E_V - E_F = qV_T$ at the p^+ drain; and 4) the valence band along the channel is aligned with the Fermi level at the source, at zero gate bias. This guarantees low OFF-state current at zero gate bias and a small turn-on voltage. For this analysis, the supply voltage is limited to half the GNR's band gap where ambipolar effects can be ignored. The computed band diagrams for a GNR *p*TFET with a supply voltage of 0.1 V are shown in Fig. 2(a) for the OFF-state at $V_{GS} = 0$ and in Fig. 2(b) for the ON-state at $V_{GS} = -0.1$ V, for a ribbon width $w_{GNR} = 5$ nm, gate length $L_{CH} = 20$ nm, and $t_{OX} = 1$ nm.




Fig. 2. Energy band diagrams for a GNR *p*-TFET at (a) OFF-state and (b) ON-state with a supply voltage of 0.1 V. The calculated gate oxide thickness is 1 nm, the GNR width is 5 nm, and the gate length is 20 nm.

At the ON-state, the 1-D Zener tunneling current is obtained by integrating the product of charge flux and the tunneling probability within the energy window $\Delta q\Phi$

$$\begin{aligned}
 I_D &= \int qv_g \rho_{\text{GNR}}(k) \\
 &\quad \times [f(E - E_F^D) - f(E - E_F^S)] T_{\text{WKB}} dk \\
 &= \int_{\Delta\Phi} \frac{q}{\pi\hbar} [f(E - E_F^D) - f(E - E_F^S)] T_{\text{WKB}} dE \\
 &= \frac{q^2}{\pi\hbar} T_{\text{WKB}} V_T \\
 &\quad \times [\ln(\exp((\Delta\Phi - E_F^S)/qV_T) + 1) \\
 &\quad - \ln(\exp(-E_F^S/qV_T) + 1) \\
 &\quad + \ln(\exp(-V_{\text{DS}}/V_T) + 1) \\
 &\quad - \ln(\exp((\Delta\Phi - qV_{\text{DS}})/qV_T) + 1)] \quad (2)
 \end{aligned}$$

where $v_g = 1/\hbar dE/dk$, $\rho_{\text{GNR}}(k) = 1/\pi$ is the 1-D density of states, and T_{WKB} is the tunneling probability, calculated by applying the WKB approximation to a triangular potential with a barrier height of E_G [17]

$$T_{\text{WKB}} = \exp\left(-\frac{\pi}{4} \frac{E_G^2}{\hbar v_F q \xi}\right) \quad (3)$$

is dependent on the bandgap E_G , and the electric field ξ across the tunnel junction. Using (2) and (3), taking $\Delta q\Phi$ and ξ from the band diagram calculations in Fig. 2(b), the drain-current density at room temperature is calculated as a function of the gate-to-source voltage and shown in Fig. 3, dashed line. Here, the effect of carrier injection into the channel on the channel electrostatics is neglected. The OFF-state leakage is assumed to arise from thermal emission over the barrier $q\Phi_B$ between source and the drain (see Fig. 2). The resulting leakage current for the 1-D case is given by $I_{\text{OFF}} = q^2 V_T / \hbar \pi \exp(-\Phi_B / qV_T)$ [18], which is 0.13 pA, somewhat lower than 1 pA observed in the GNR FET OFF-state [12]; this might be anticipated from the higher barrier $q\Phi_B$ of TFET versus the FET.

The complementary *n*TFET with symmetric geometry is also shown in Fig. 3, solid line. From this calculation, a 0.1-V swing can turn the transistor from on at 800 $\mu\text{A}/\mu\text{m}$ to




Fig. 3. Calculated transfer characteristics of (solid line) GNR *n*- and (dashed line) *p*-TFETs at room temperature using the same geometry as Fig. 2.

off at 26 $\text{pA}/\mu\text{m}$, with an on-to-off ratio of more than seven orders of magnitude. The subthreshold swing is 0.19 mV/dec, using a current per unit width of 100 nA/L_{CH} [19] to define the threshold voltage, indicated in Fig. 3. Comparison of the 20-nm gate length GNR TFET to the 2009 *n*MOSFET target from the 2007 Edition of the International Technology Roadmap for Semiconductors (ITRS) Roadmap [20] is given in Table I. It is shown that the intrinsic switching speed of the GNR TFET is more than five times that of the *n*MOSFET target. The OFF-state channel leakage of the GNR TFET is more than four orders of magnitude lower, and the supply voltage is one order of magnitude lower, which makes the off-leakage power more than five orders of magnitude lower and the dynamic power also more than one order of magnitude lower than the high-performance *n*MOSFET. Certainly, these predictions represent upper bounds on the expected performance, as the gate oxide leakage, interface charge, and parasitic resistances will all act to degrade this projection.

III. ON-STATE CURRENT DENSITY OF TUNNEL TRANSISTORS

Recently, GNR FETs of sub-10-nm width have shown ON-state current density as high as 2000 $\mu\text{A}/\mu\text{m}$ [12]. From the Zener tunneling current density expression by Sze [18], it is not surprising that the GNR TFET can have an ON-state current density as high as 800 $\mu\text{A}/\mu\text{m}$ (Fig. 3), while the Si TFET shows 12.1 $\mu\text{A}/\mu\text{m}$ for $V_{\text{DS}} = 1$ V, and only 0.4 $\mu\text{A}/\mu\text{m}$ for the comparable $V_{\text{DS}} = 0.1$ V and $V_{\text{GS}} - V_{\text{TH}} = 0.1$ V [4]

$$J_t = \frac{\sqrt{2m^*} q^3 \xi V}{4\pi^2 \hbar^2 E_G^{1/2}} \exp\left(-\frac{4\sqrt{2m^*} V}{3q\xi\hbar}\right) \quad (4)$$

where V is the reverse bias. The ON-state current density of a bulk tunnel transistor is the product of J_t and channel thickness, where V is the supply voltage V_{DD} . Fig. 4(a) shows the calculated ON-state tunneling current density versus electric field and channel material at a supply voltage of 0.1 V. The solid line shows the current per unit gate width for bulk TFETs, assuming the channel thickness is 5 nm. The dashed line shows the current per ribbon width of GNR TFETs for the width of 3,

TABLE I
SPEED AND POWER ESTIMATES COMPARING 2009 nMOSFETs TARGETS FROM THE 2007 EDITION
ITRS ROADMAP [20] WITH GNR TFETs USING THE GEOMETRY OF FIG. 1

	2009 nMOSFET	GNR TFET	unit
Equivalent oxide thickness EOT	0.75	1	nm
Supply voltage V_{DD}	1	0.1	V
Drive current I_D	1639	800	$\mu\text{A}/\mu\text{m}$
Off-state leakage current I_{OFF}	0.70	0.000025	$\mu\text{A}/\mu\text{m}$
Intrinsic speed $\sim I_D / C_{ox} V_{DD}$	1961	11000	GHz
Off-leakage power $\sim I_{OFF} V_{DD}$	0.70	0.0000025	$\mu\text{W}/\mu\text{m}$
Dynamic power $\sim 1/2 I_D V_{DD}$	820	40	$\mu\text{W}/\mu\text{m}$
ITRS 2007 Edition			




Fig. 4. (a) Calculated ON-state tunneling current density versus electric field and channel material at a supply voltage of 0.1 V. The solid line shows the current per gate width of bulk TFETs, assuming the channel thickness is 5 nm. The dashed line shows the current per ribbon width of GNR TFETs for the width of 3, 5, and 10 nm, respectively. The inset gives the materials parameters used in (2)–(4). (b) zooms in on the GNR part in (a).

5, and 10 nm, respectively, using (2) and (3). Fig. 4(b) expands the GNR data of Fig. 4(a). Although thinner GNRs with larger bandgaps have lower tunneling current, their current density can be higher beyond some point of the electric field, because of the smaller ribbon widths [see the crossover in Fig. 4(b)]. There is an optimum ribbon width for each certain electric field to achieve the maximum current density [17]. GNRs show higher tunneling current density than the widely explored low-mass semiconductors listed in the inset of Fig. 4(a), even higher than InSb which has smaller bandgap.

IV. CONCLUSION

The 1-D GNR is extremely well-suited for high-performance tunnel transistors. The GNR TFET derives its benefit from the material's properties and the tunneling mechanism, and can simultaneously achieve a high speed and low power dissipation.

ACKNOWLEDGMENT

The authors would like to thank the support of the Nanoelectronics Research Initiative through the Midwest Institute for Nanoelectronics Discovery, and NSF grants DMR-06545698 and ECCS-0802125.

REFERENCES

- [1] J. Knoch and J. Appenzeller, "Tunneling phenomena in carbon nanotube field-effect transistors," *Phys. Stat. Sol. (A)*, vol. 205, no. 4, pp. 679–694, Apr. 2008.
- [2] J. Knoch, S. Mantl, and J. Appenzeller, "Impact of the dimensionality on the performance of tunneling FETs: Bulk versus one-dimensional devices," *Solid State Electron.*, vol. 51, no. 4, pp. 572–578, Apr. 2007.
- [3] J. Appenzeller, Y.-M. Lin, J. Knoch, and P. Avouris, "Band-to-band tunneling in carbon nanotube field-effect transistors," *Phys. Rev. Lett.*, vol. 93, no. 19, pp. 196 805-1–196 805-4, Nov. 2004.
- [4] W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. King Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 743–745, Aug. 2007.
- [5] Q. Zhang, W. Zhao, and A. Seabaugh, "Low-subthreshold-swing tunnel transistors," *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 297–300, Apr. 2006.
- [6] Q. Zhang, S. Sutar, T. Kosel, and A. Seabaugh, "Rapid melt growth of Ge tunnel junctions for interband tunnel transistors," in *Proc. ISDRS*, 2007, pp. 485–486.
- [7] K. K. Bhuiwarka, J. Schulze, and I. Eisele, "Performance enhancement of vertical tunnel field-effect transistor with SiGe in the δp^+ layer," *Jpn. J. Appl. Phys.*, vol. 43, no. 7A, pp. 4073–4078, Jul. 2004.
- [8] T. Fang, A. Konar, H. Xing, and D. Jena, "Carrier statistics and quantum capacitance of graphene sheets and ribbons," *Appl. Phys. Lett.*, vol. 91, no. 9, p. 092 109, Aug. 2007.
- [9] L. Brey and H. A. Fertig, "Electronic states of graphene nanoribbons studied with the Dirac equation," *Phys. Rev. B, Condens. Matter*, vol. 73, no. 23, p. 235 411, Jun. 2006.
- [10] B. Trauzettel, D. V. Bulaev, D. Loss, and G. Burkard, "Spin qubits in graphene quantum dots," *Nature Phys.*, vol. 3, pp. 192–196, 2007.
- [11] Z. Chen, Y.-M. Lin, M. J. Rooks, and P. Avouris, "Graphene nano-ribbon electronics," *Phys. E*, vol. 40, no. 2, pp. 228–232, Dec. 2007.
- [12] X. Wang, Y. Ouyang, X. Li, H. Wang, J. Guo, and H. Dai, "Room-temperature all-semiconducting sub-10-nm graphene nanoribbon field-effect transistors," *Phys. Rev. Lett.*, vol. 100, no. 20, p. 206 803, May 2008.
- [13] Y.-M. Lin, D. B. Farmer, G. S. Tulevski, S. Xu, R. G. Gordon, and P. Avouris, "Chemical doping of graphene nanoribbon field-effect devices," in *Proc. 66th DRC*, 2008, pp. 27–28.
- [14] K. W. Terrill, C. Hu, and P. K. Ko, "An analytical model for the channel electric field in MOSFETs with graded-drain structures," *IEEE Electron Device Lett.*, vol. EDL-5, no. 11, pp. 440–442, Nov. 1984.
- [15] C. Berger, Z. Song, X. Li, X. Wu, N. Brown *et al.*, "Electronic confinement and coherence in patterned epitaxial graphene," *Science*, vol. 312, no. 5777, pp. 1191–1196, May 2006.
- [16] A. R. Sidorov, "Electrostatic deposition of graphene," *Nanotechnology*, vol. 18, no. 13, p. 135 301, Apr. 2007.
- [17] D. Jena, T. Fang, Q. Zhang, and H. Xing, "Zener tunneling in semiconducting nanotube and graphene nanoribbon p-n junctions," *Appl. Phys. Lett.*, vol. 93, 112 106, 2008.
- [18] S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. New York: Wiley, 1981, p. 255. 98.
- [19] A. Ortiz-Conde, F. J. Garcia Sanchez, J. J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," *Microelectron. Reliab.*, vol. 42, no. 4/5, pp. 583–596, Apr./May 2002.
- [20] International Technology Roadmap for Semiconductors, *Process Integration, Devices, and Structures*, pp. 11–12, 2008. [Online]. Available: www.itrs.net/Links/2007ITRS/PIDS2007.pdf