

# High Performance E-mode InAlN/GaN HEMTs: Interface States from Subthreshold Slopes

Ronghua Wang<sup>1</sup>, Xiu Xing<sup>1</sup>, Tian Fang<sup>1</sup>, Tom Zimmermann<sup>1</sup>, Chuanxin Lian<sup>1</sup>, Guowang Li<sup>1</sup>, Paul Saunier<sup>2</sup>, Xiang Gao<sup>3</sup>, Shiping Guo<sup>3</sup>, Gregory Snider<sup>1</sup>, Patrick Fay<sup>1</sup>, Debdeep Jena<sup>1</sup>, Huili (Grace) Xing<sup>1,\*</sup>  
<sup>1</sup>Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556  
<sup>2</sup>Triquint Semiconductor, Richardson, TX 75080  
<sup>3</sup>IQE RF LLC, Somerset, NJ 08873, \* Email: hxing@nd.edu

Due to the high two-dimensional electron gas (2DEG) concentration and high temperature stability, lattice matched InAlN/AlN/GaN high electron mobility transistors (HEMTs) have attracted tremendous amount of interest for high-power and high-frequency electronics [1-2]. Employing the gate recess technology, a popular way to develop enhancement-mode (E-mode) devices for digital and mixed signal applications, record high performance (output current density of 2 A/mm, extrinsic transconductance of 890 mS/mm, and  $f_t/f_{\max}$  of 95/135 GHz for 150-nm gate length) have been very recently reported on E-mode InAlN HEMTs [3]. Temperature dependent characterization of the subthreshold slope ( $SS$ ) can provide valuable information on the interface states and their distribution near the band edges. In this paper, we have performed the field-effect measurements on these gate-recessed E-mode InAlN HEMTs reported in Ref. 3, and extracted the interface states from the temperature dependent  $SS$  from 80 to 300 K.

The InAlN/AlN/GaN device structure (Fig. 1 inset) consists of an 8.7-nm InAlN barrier, a 1-nm AlN spacer and a Fe-doped GaN semi-insulating buffer on SiC substrate by MOCVD. The 2DEG concentration and mobility were measured to be  $2.23 \times 10^{13} \text{ cm}^{-2}$  and  $983 \text{ cm}^2/\text{Vs}$  in the as-grown heterostructure. A Ti-based alloyed ohmic contact scheme resulted in a contact resistance of  $\sim 0.6 \text{ ohm-mm}$ . The gate recess was realized by reactive ion etch prior to the gate metal deposition. The resultant HEMTs have a gate length of 150 nm and are passivated with SiN. The temperature-dependent field-effect measurements were carried out on a Lakeshore cryogenic probe station using a Keithley 4200-SCS system.

Shown in Fig. 1 are the representative family I-Vs and transfer curves of the HEMTs in this study, which underwent a different gate recess time from the devices with the record performance in Ref. 3. The drain induced barrier lowering (DIBL) over the drain bias range of 0.1 to 6 V was measured to be  $\sim 100 \text{ mV/V}$ , which is comparable to the reported value for AlGaIn HEMTs with a  $0.6\text{-}\mu\text{m}$  gate length [4]. The low DIBL value indicates the short channel effect is minimal for these devices owing to the very thin barrier ( $\sim 2 \text{ nm}$ ) upon gate recess. Over the entire temperature range in this study the contact resistance was found to be nearly constant and the sheet resistance decreases with decreasing temperature (Fig.2).

In spite of the very thin barrier, a high  $I_{\text{on}}/I_{\text{off}}$  ratio was measured,  $10^7$ - $10^8$ , over the bias and temperature range in this study (Fig. 2). The  $SS$  value was extracted at the steepest point of the  $I_d$ - $V_{\text{gs}}$  transfer curve at  $V_{\text{ds}} = 2.5 \text{ V}$ . As shown in Fig. 2, the  $SS$  value shows linear  $T$ -dependence from 80 K to 300 K, consistently 30 mV/decade higher than the theoretical limit. In the subthreshold region, the  $SS$  can be expressed in terms of the barrier capacitance  $C_b$ , the quantum capacitance  $C_q$  and the interface trap capacitance  $C_{\text{it}}$ ,  $SS = [1 + (C_q + C_{\text{it}})/C_b] (k_B T/q) \ln 10$ , where  $C_q$  is negligible. As a result, one can extract  $C_{\text{it}}$  and the interface trap density  $D_{\text{it}}$ , shown in Fig. 3. The measured  $D_{\text{it}}$  is  $8 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  at 80 K and it drops to  $2 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  at 300 K, about 2-10 times higher than the reported values in non-recessed AlGaIn HEMTs [4], possibly due to the gate recess process. The similar  $T$ -dependent trend of  $D_{\text{it}}$  has been reported for Si/SiO<sub>2</sub> interfaces [5], attributed to the increasing  $D_{\text{it}}$  toward the conduction band edge. The gate-lag pulse I-Vs were also measured at 300 K to interrogate the effects of the interface states, with a pulse width of 0.5-ms or 1-ms, and a base of 0 V, while the drain bias was swept from 0 to 5 V, as shown in Fig. 4. The knee walkout observed under shorter pulses indicates some of the interface states have slow response time, consistent with the knee walkout observed in the DC family I-Vs at 80 K.

In conclusion, the temperature dependent subthreshold slope has been studied in the gate-recessed E-mode InAlN/GaN HEMTs. The ongoing comparative study on the non-recess HEMT structure will allow us to estimate the possible plasma damage to the gate stack in the gate-recess process, thus providing a valuable tool to guide the future device fabrication optimization. This work is supported by the DARPA NEXT program (HR0011-10-C-0015) monitored by Dr. John Albrecht.

[1] E. Kohn et al, *IEEE IEDM 09-173*, (2009).

[2] J.W. Chung, O.I. Saadat, J. M. Tirado, X. Gao, S. Guo, T. Palacios, *IEEE Elec. Device Lett.*, **30**, 904, (2009).

[3] Paul Saunier et al, *GOMACTech*, Reno (2010).

[4] J.W. Chung, X. Zhao, T. Palacios, *65<sup>th</sup> Dev. Res. Conference Digest*, 111, (2007).

[5] I.M. Hafez, G. Ghibaudo, F. Balestra, *J. Appl. Phys.* **67**, 1950, (1990).




Fig. 1 Family I-Vs and transfer curves of the gate-recessed E-mode InAlN/GaN HEMTs.




Fig. 2 Temperature dependent transfer curves, subthreshold slope and TLM sheet resistance.




Fig. 3 Extracted interface trap density from SS at different temperatures.




Fig. 4 Gate-lag pulsed family I-Vs at 300 K and DC I-Vs at 80 K.

\* The views, opinions, and/or findings contained in this article/presentation are those of the author/presenter and should not be interpreted as representing the official views or policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the Department of Defense. (Approved for public release, distribution unlimited.)