Effect of Fringing Capacitances on the RF Performance of GaN HEMTs With T-Gates

Bo Song, Berardi Sensale-Rodriguez, Member, IEEE, Ronghua Wang, Jia Guo, Student Member, IEEE,

Zongyang Hu, Yuanzheng Yue, Member, IEEE, Faiza Faria, Student Member, IEEE,

Michael Schuette, Member, IEEE, Andrew Ketterson, Edward Beam,

Paul Saunier, Senior Member, IEEE, Xiang Gao, Shiping Guo,

Patrick Fay, Senior Member, IEEE, Debdeep Jena, Member, IEEE,

and Huili Grace Xing, Member, IEEE

Abstract—The effects of fringing capacitances on the high-frequency performance of T-gate GaN high-electron mobility transistors (HEMTs) are investigated. Delay time components have been analyzed for gate-recessed InAlN/GaN HEMTs with a total gate length of 40 nm and f_T/f_{max} of 225/250 GHz. It is found that the gate extrinsic capacitance contributes significantly to the parasitic delay-approximately 50% of the total delay in these highly scaled devices. The gate extrinsic capacitance comprises two components: 1) parallel plate capacitances between the T-gate and the surrounding electrodes and 2) the fringing capacitance between the gate stem and the access regions. Detailed study of the gate electrostatics reveals that the later, the fringing capacitance between the T-gate stem and the device access region, ultimately determines the lower limit of the extrinsic capacitance C_{ext} ; this minimum C_{ext} can be realized experimentally using a large gate stem height (>200 nm) and employing low-k passivation dielectric. Since the corresponding parasitic delay can be expressed as $C_{\text{ext}}/g_{m,\text{int}}$, this paper also highlights the importance of maximizing $g_{m,int}$ in ultrascaled HEMTs by adopting strategies to enhance carrier velocity.

Index Terms—Cutoff frequency, electron velocity, fringing capacitance, GaN, high-electron mobility transistors (HEMT), InAlN, speed, T-gate.

Manuscript received November 8, 2013; revised December 28, 2013 and December 31, 2013; accepted January 2, 2014. Date of publication January 28, 2014; date of current version February 20, 2014. This work was supported in part by the Defense Advanced Research Projects Agency under Grant HR0011-10-C-0015 and in part by the Air Force Office of Scientific Research. The review of this paper was arranged by Editor A. Haque. (*Corresponding author: H. Xing.*)

B. Song, R. Wang, J. Guo, Z. Hu, Y. Yue, F. Faria, P. Fay, D. Jena, and H. Xing are with the Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556 USA (e-mail: bsong@nd.edu; rwang@nd.edu; Jia.Guo@onsemi.com; zhu1@nd.edu; yyue@nd.edu; ffaria@nd.edu; pfay@nd.edu; djena@nd.edu; hxing@nd.edu).

B. Sensale-Rodriguez was with the Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556 USA. He is now with the Department of Electrical and Computer Engineering, The University of Utah, Salt Lake City, UT 84112 USA (e-mail: berardi.sensale@utah.edu).

M. Schuette was with TriQuint Semiconductor, Richardson, TX 75080 USA (e-mail: mikeschuette@yahoo.com).

A. Ketterson, E. Beam, and P. Saunier are with TriQuint Semiconductor, Richardson, TX 75080 USA (e-mail: andrew.ketterson@tqs.com; edward.beam@tqs.com; paul.saunier@tqs.com).

X. Gao is with IQE RF LLC, Somerset, NJ 08873 USA (e-mail: xgao@iqep.com).

S. Guo was with IQE RF LLC, Somerset, NJ 08873 USA.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2014.2299810

I. INTRODUCTION

IGH saturation velocity and breakdown electric field make GaN-based high electron mobility transistors (HEMTs) attractive for high-speed, high-power applications. Moreover, monolithically integrating enhancement-mode (E-mode) and depletion-mode (D-mode) devices can offer advantages such as fail-safe operation for power switches [1], straightforward implementation of direct coupled logic, and is attractive for mixed signal applications [2]. Impressive progress has been made on both high-speed GaN HEMTs [3]-[9] and E/D-mode integration using either selective-area epitaxial regrowth [10] or gate recess [11], [12]. To date high current-gain/power-gain cutoff frequencies (f_T/f_{max}) have been achieved primarily by aggressive gate length scaling. In practice, when the gate length is reduced below 100 nm, the parasitic RC charging delay caused by source/drain (S/D) resistances and gate extrinsic capacitance can account for a significant fraction of the total delay [13]. This issue has been addressed by employing barriers, such as InAlN [3], [4] and InAlGaN [14], for high charge density (thereby reducing the access resistance), regrown n⁺ GaN contacts for ultralow contact resistance [3]-[6], [15], gate stems with high aspect ratios to reduce extrinsic capacitance due to the T-gate cap [6], [7], and ultrathin passivation to reduce extrinsic capacitance [16]–[22]. The effect of the gate extrinsic capacitance on the RF performance of InP-based HEMTs has been widely reported [23], [24]; similar effects were also reported for rectangular gate GaN HEMTs [8]. However, these effects in the context of T-gate GaN HEMTs have not yet been carefully analyzed.

The extrinsic capacitance associated with a T-gate can be divided into two components: 1) parallel plate capacitances between the T-gate and the surrounding electrodes and 2) the fringing capacitance between the gate stem and the access regions. In this paper, the impact of fringing capacitance on the high-frequency performance of GaN HEMTs with T-gates is investigated. The devices analyzed are InAlN HEMTs with a total gate length of 40 nm and $f_T/f_{max} \sim 225/250$ GHz [11]. Careful analysis of the measured results, in conjunction with numerical simulation of the capacitances shows that the extrinsic capacitance associated with the gate accounts for

0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.



Fig. 1. (a) Schematic view of the T-gate HEMTs with recessed InAlN top barrier. (b) STEM image confirming the total L_g to be 40 nm.

>40% of the total gate capacitance in these HEMTs for gate lengths in the range of tens of nanometers. This results in an appreciable parasitic delay that limits the speed of these highly scaled devices. Based on this analysis, simulations with optimized electrode geometries indicate that f_T of these HEMTs with a total gate length of 40 nm could increase from 225 to ~270 GHz using an otherwise identical process flow; while if the process were changed to reduce R_c by 50%, the f_T could increase to ~285 GHz assuming the same intrinsic g_m (~1.68 S/mm); furthermore, with negligible short channel effects (SCEs) and negligible channel mobility degradation due to gate recess thus a higher g_m , the f_T can further reach 370 GHz.

More importantly, however, it is shown that the extrinsic capacitance of a planar HEMT is ultimately limited by the fringing capacitance between the gate stem and the access regions, which is intrinsic to the device layout and thus cannot be eliminated. This "intrinsic" extrinsic capacitance helps to illustrate why it is challenging to achieve >500 GHz f_T/f_{max} in GaN HEMTs.

II. EXPERIMENTS

The In_{0.17}Al_{0.83}N/AlN/GaN HEMTs analyzed in this paper have an epitaxial structure consisting of a 6.1-nm InAlN barrier, a 1.0-nm AlN spacer, a 200-nm uninte ntionally-doped GaN channel, and a 1.6- μ m Fe doped GaN buffer, which was grown by metal organic chemical vapor deposition on a SiC substrate. A schematic cross section of the fabricated InAlN HEMT with recessed gate is shown in Fig. 1 along with a scanning transmission electron microscopy (STEM) image showing the gate foot geometry and dimensions.



Fig. 2. (a) $I_d - V_{ds}$ curves and the ECP values of the GaN HEMTs shown in Fig. 1, reproduced from [11]. (b) Delay time analysis results showing that the parasitic delay stemming from extrinsic components accounts for more than half of the total delay. (c) Extrinsic capacitances (extracted from COMSOL) and intrinsic capacitances (obtained by subtracting the COMSOL extrinsic capacitances from the ECP C_{gs} and C_{gd} values); the extrinsic capacitance is ~40% of the total gate capacitance.

The devices were processed at TriQuint, using graded n⁺ InGaN/GaN regrown ohmic contacts [15] and a dielectric etchback process to remove part of the SiON dielectric around the T-gate. The resultant T-gate profile is shown schematically in Fig. 1(a). The gate recess etch process is the same as reported in [25]. The total gate length L_g is ~40 nm, of which ~23 nm lies along on the bottom of the recessed region, flanked by two rounded, partially recessed areas (arc-shaped gate stem) [Fig. 1(b)]. The gate width is 2 × 25 μ m and the source–drain distance L_{sd} is ~0.72 μ m. Transmission line method measurements yielded contact resistance R_c and sheet resistance R_{sh} of 0.13 Ω · mm and 310 Ω/\Box , respectively.

III. RESULTS AND DISCUSSION

The details of the device dc and small signal RF characteristics have been reported in [11]. The I_d - V_{ds} curves and equivalent circuit parameters (ECPs) are reproduced in Fig. 2(a) to facilitate the analysis presented here.

Delay time analysis was performed following the method of SensaleRodriguez et al. [13], which is more suitable for field effect transistors with modest channel mobilities and a modification of the methods originally proposed in [26] and [27]. This method consists of two de-embedding steps: 1) de-embedding the probe pads' reactive effects-a standard procedure to measure the device speed f_T or the total delay $\tau_{\text{total}} = 1/(2\pi f_T)$ and 2) de-embedding the parasitic resistance (R_s+R_d) and extrinsic gate-source and gate-drain capacitances $(C_{gs,ext} \text{ and } C_{gd,ext})$ using the ColdFET measurement. After the second de-embedding, the extracted device delay is the total intrinsic device delay-comprised of the intrinsic gate delay τ_{int} and the drain delay τ_d . Subsequently, the parasitic delay time τ_{par} is computed by subtracting the total intrinsic device delay from the total delay, i.e. $\tau_{par} = \tau_{total} - \tau_{int} - \tau_d$. For the device analyzed here (Fig. 1), the resultant delay time components are $\tau_{\text{total}} = 0.7$ ps, $\tau_{\text{int}} = 0.26$ ps, $\tau_d = 0.05$ ps and $\tau_{par} = 0.39$ ps, respectively. From this analysis, it can be seen that in these devices the delay associated with charging the extrinsic capacitances accounts for >50% of the total delay time [Fig. 2(b)].

To gain insight into the physical origin of the significant parasitic delay, careful analysis and modeling of the parasitics (i.e. extrinsic components) are needed. From the analytic expression for f_T [24], the total parasitic delay can be expressed as

$$\tau_{\text{par}} = (C_{\text{gs,ext}} + C_{\text{gd,ext}})/g_m + C_{\text{gd}}(R_s + R_d) + (C_{\text{gs}} + C_{\text{gd}})(R_s + R_d)g_{\text{ds}}/g_m$$
(1)

where $C_{gs,ext}$ is the extrinsic gate-source capacitance, $C_{gd,ext}$ is the extrinsic gate-drain capacitance, and g_m is the intrinsic transconductance, i.e. $g_{m,int}$. Based on the ECP values, the third term in (1), $(C_{gs} + C_{gd})(R_s + R_d)g_{ds}/g_m$ is 0.05 ps describing delay due to the SCEs. The second term, $C_{\rm gd}(R_s + R_d)$, has a value of 0.09 ps, which corresponds to about one quarter of the total parasitic delay. Therefore, the dominant parasitic delay in this device is the first term, $(C_{gs,ext} + C_{gd,ext})/g_m$, which describes the delay due to charging of the extrinsic gate capacitance. This analysis depends critically on accurate and correct partitioning of the intrinsic and extrinsic capacitances values. To verify that the capacitances are accurate the extrinsic capacitances have been extracted from two independent methods: 1) electrostatic simulations using COMSOL [summarized in Fig. 2(c)] and 2) analysis of the S parameters from on-wafer ColdFET measurements. As will be shown, the good agreement between these two methods confirms that the dominant parasitic delay is associated with the extrinsic gate capacitance.

The geometry used in COMSOL simulations is shown in Fig. 3, largely based on the TEM image in Fig. 1(b). In order to model the 2DEG's lateral distribution, numerical TCAD simulations were performed to estimate the 2DEG lateral depletion in the channel under the ColdFET bias condition of $V_{\rm gs} = -4$ V and $V_d = 2$ V used in the delay analysis; extensions of ~5 and 20 nm toward the source and drain were



Fig. 3. COMSOL simulation setup based on the geometries obtained from the TEM image in Fig. 1(b) and the 2DEG lateral depletion widths obtained from TCAD simulations.



Fig. 4. Measured imaginary part of *Y*-parameters of the HEMT under the ColdFET bias condition with frequency ranging from 250 MHz to 30 GHz. The extrinsic capacitance can be extracted from the slope of the imaginary part of *Y*-parameters. Inset: equivalent circuit model of the HEMT when $V_{\rm gs} < V_{\rm th}$, where only the extrinsic capacitances are present since channel is fully depleted.

found, respectively. The undepleted 2DEG access regions are modeled as perfect conductors connected to the source and drain contacts, whereas the depleted region is treated as an insulating region. The barrier thickness t_{bar} under the gate is taken to be 4 nm, which consists of ~ 1 nm remaining InAlN, 1-nm AlN, and 2-nm GaN representing the separation of the 2DEG centroid from the AlN/GaN surface. The SiON relative permittivity ε_r is assumed to be 5 and the relative permittivity ε_r of AlN, InAlN, and GaN layers are all assumed to be 9. The extrinsic capacitance is extracted from the simulations using the following procedure: 1) the surface charges at the source contact and the drain contact are summed up separately (including the charge in the 2DEG access regions) and 2) the charge associated with the source is divided by the voltage difference between the gate and source to get $C_{gs,ext}$; an analogous approach is used with the drain contact to obtain $C_{gd,ext}$. The extrinsic capacitances $C_{gs,ext}/C_{gd,ext}$ were thus estimated from these simulations to be \sim 260/162 fF/mm, respectively.

The extrinsic capacitances were also extracted from measured *S*-parameters under ColdFET bias conditions, where the HEMT can be modeled as three capacitors between the source, gate, and drain terminals (inset of Fig. 4) since the channel is depleted under this bias. $C_{gs,ext}$ and $C_{gd,ext}$ can then be extracted using the following equations [28]:

$$Im(Y_{11}) = \omega(C_{gs,ext} + C_{gd,ext})$$
(2)

$$Im(Y_{22}) = \omega(C_{ds,ext} + C_{gd,ext})$$
(3)

$$Im(Y_{12}) = Im(Y_{21}) = -\omega C_{gd,ext.}$$
 (4)

In Fig. 4, the measured imaginary part of Y parameters are plotted as a function of frequency. Linear fits to the slopes in Fig. 4 were found to result in $C_{gs,ext}/C_{gd,ext}$ of 238/161 fF/mm, respectively, in a good agreement with the values of 260/162 fF/mm obtained from COMSOL simulations.

Assuming that the extrinsic capacitances under the peak f_T bias condition ($V_{gs} = 0.9$ V and $V_d = 2$ V) are the same as those under the ColdFET bias condition [24], the intrinsic capacitances can be estimated by subtracting the extrinsic capacitances from the ECP C_{gs} and C_{gd} values obtained from measurements. The calculated intrinsic capacitances for the HEMT analyzed here are shown in Fig. 2(c). It is worth noting that this assumption of constant extrinsic capacitance with bias slightly underestimates C_{ext} since the 2DEG depletion extensions are shorter under the peak f_T bias than under the ColdFET bias conditions. Nevertheless, the extrinsic capacitance is found to account for ~40% of the total gate capacitance. This extrinsic capacitance yields a total parasitic delay time of ~ 0.37–0.39 ps, in a close agreement with the delay time analysis (0.39 ps) shown in Fig. 2(b).

IV. OPTIMIZATION OF THE EXTRINSIC CAPACITANCE

The substantial parasitic delay limits the improvement in f_T that can be achieved by further gate length scaling; further increases in device speed require reduction in these parasitic capacitances. Reduction of extrinsic capacitance can be achieved by raising the T-gate stem height, dielectric etchback, ultrathin passivation schemes [19], and even eliminating the T-gate cap. The effectiveness of each of these approaches is discussed below.

The T-gate cap forms a parallel plate capacitance with the access regions. When the T-gate cap is raised further away from the channel, this parasitic capacitance should decrease. The key question is how large of a spacing is sufficient to maximize performance. To address this, COMSOL simulations based on the geometry shown in Fig. 3 were performed, but with key geometric parameters adjusted to show the trends. As shown in Fig. 5(a) and (b), the total fringing capacitances $C_{gs,ext}/C_{gd,ext}$ (with SiON) can be lowered to 231/150 fF/mm from 260/162 fF/mm if the gate stem and dielectric under gate cap height increases from 80 to 200 nm while keeping the rest of the device geometry the same. Increasing the gate stem to 300 nm does not result in any significant further reduction in capacitance. When the dielectric surrounding the gate is completely removed, the extrinsic capacitances can be reduced from 231/150 to \sim 160/101 fF/mm for a gate stem height of 200 nm. The extrinsic capacitances with (solid lines) and without (dash lines) a T-gate cap are also compared in Fig. 5(a) and (b) It can be seen that the parasitic capacitances $C_{gs,ext}/C_{gd,ext}$ associated the gate stem increase with increasing gate stem height, whereas the parasitic capacitance associated with the T-gate cap decreases. Beyond a gate stem



Fig. 5. (a) and (b) Simulated $C_{gs,ext}$ and $C_{gd,ext}$ using COMSOL as a function of gate stem height and dielectric surrounding the gate with (solid symbols) and without (open symbols) the T-gate cap. (c) Sketch to highlight the fringing capacitance between the gate stem and 2DEG access regions (red lines), which determines the minimum value of the extrinsic capacitance.

height of 200 nm, the parasitic capacitance is completely dominated by the capacitance due to the gate stem alone. The small difference in $C_{gs,ext}/C_{gd,ext}$ between the solid and dashed lines, ~15 fF/mm at a gate stem of 300 nm, arises from the parasitic capacitance between the gate cap and the ohmic metal. Meanwhile, the angle of the stem sidewall would also affect the fringing capacitance. The simulation suggests the rectangular gate stem would lead to a higher extrinsic fringing capacitance than the arc-shaped gate stem due to stronger field coupling between the two sharp edges at the gate stem and the 2DEG metal. On the other hand, the optimization discussed here has the similar effect on the rectangular gate stem device. This analysis also suggests that the speed improvement observed in previously reported I-gate devices is largely due to the low parasitic capacitances associated with the short gate stem and with no T-cap (<50 nm) [3]–[5]. However, as is well-known, I-gate devices have poor f_{max} due to high gate resistance. This analysis shows that as the gate stem height is increased (to lower the gate resistance and improve f_{max}), the advantage of the I-gate rapidly diminishes. The importance of low-*k* passivation is also apparent since the parasitic capacitance can be lowered by ~30% by eliminating the dielectric surrounding the gate.

Based on this analysis, simulations with optimized electrode geometries (a gate stem height of 200 nm and a gate-cap ohmic-post distance over 1.5 μ m) indicate that f_T of the HEMT shown in Figs. 1–4 with a total gate length of 40 nm could increase from 225 to ~270 GHz using an otherwise identical process flow. While if the process were changed to further reduce R_c by 50%, the f_T could increase to ~285 GHz assuming the same intrinsic g_m (~1.68 S/mm).

V. EFFECT OF GATE RECESS

The lower bound on the extrinsic capacitance is established by the fringing electric field between the gate stem and the device access regions [Fig. 5(c)]. However, to enhance device transconductance g_m and shift threshold voltage, a gate recess process is commonly used. As the top barrier is recessed, the gate becomes closer to the access regions, and is also surrounded by the remaining semiconductor barrier with its relatively high permittivity; as a result, this lower bound for the gate fringing capacitance is expected to be higher for a recessed device compared with a device with the gate on the semiconductor surface. For example, in a conventional AlGaN/GaN HEMT, the top AlGaN barrier is typically \sim 30-nm thick and the remaining barrier after gate recess is ~ 10 nm; even without considering the dielectric passivation, the gate fringing capacitance from the recess can be significant due to the semiconductor surrounding the gate stem near the foot. On the other hand, the top barrier is generally thin (<10 nm) in InAlN HEMTs.

To illustrate the effect of gate recess on device speed, the calculated extrinsic capacitance for InAlN HEMTs with thin (6.1 nm) and thick (30 nm) top barriers and a series of recess depth under the gate are compared. In the COMSOL simulations, a gate stem height of 200 nm was used; all of the other parameters remain the same as in Fig. 3. For these simulations, the same 2DEG lateral depletion was used since the channel 2DEG concentration is nearly the same for an InAlN barrier thickness >5 nm, and the peak f_T typically occurs near the same 2DEG concentration under the gate [29]. The results are shown in Fig. 6. In addition, the capacitances with and without SiON passivation under the gate cap are included for comparison. In all cases, $C_{gs.ext}$ and $C_{\rm gd,ext}$ increase with increasing recess depth (decreasing residual barrier thickness under the gate), as expected. The key observation is that $C_{gs,ext}$ and $C_{gd,ext}$ are smaller for the same remaining barrier thicknesses in the thin-barrier HEMTs in comparison with the thick barrier HEMTs. The thin-barrier



Fig. 6. Simulated extrinsic capacitances with a gate stem height of 200 nm as a function of the remaining barrier thickness under the recessed gate for HEMTs with (a) 6.1-nm total barrier and (b) 30-nm total barrier. Inset: geometry used in the COMSOL simulations.

HEMTs also show a more constant $C_{gs,ext}$ and $C_{gd,ext}$. These effects originate from the fact that the dielectric constant of the passivation has been assumed to be lower than that of the semiconductor. In addition, the extrinsic capacitance associated with the fringing field between the gate stem and the access regions is independent of the gate length (not shown). As a result, it is possible to experimentally extract the extrinsic capacitances by plotting the total gate capacitance versus the gate length, provided the SCEs do not significantly influence the extraction of the gate capacitance [8].

VI. PERFORMANCE PROJECTION

With C_{ext} , g_m , R_{s_1} and R_d , one can calculate the expected f_T while neglecting the SCEs. According to [29], g_m can be expressed as

$$g_m = (\partial J/q \partial n_{s,0}) C_{\rm gs,int} \tag{5}$$

$$v_{\rm eff} = \partial J/q \partial n_{s,0} \tag{6}$$

where $n_{s,0}$ is the 2DEG density at the source, v_{eff} is the effective injection velocity, $C_{\text{gs,int}}$ is the intrinsic gate capacitance. $C_{\text{gs,int}}$ can be obtained from 1D self-consistent Schrodinger–Poisson simulations for different remaining barrier thicknesses after gate recess. The results are shown in Fig. 7 for the 6.1-nm InAIN barrier case considered in Fig. 6(a), assuming a v_{eff} of 1.5×10^7 cm/s [29]. Since both $C_{\text{gs,int}}$ and g_m scale inversely with the remaining recessed barrier thickness, the intrinsic delay is independent of recess depth. On the other hand, the parasitic delay due to extrinsic capacitance decreases as the remaining barrier thickness is reduced since g_m increases while the parasitic capacitances depend only weakly on recess etch depth [Fig. 7(a)]. Thus, the device speed increases with decreasing remaining barrier thickness, i.e., more aggressive gate recess, provided the v_{eff} is not affected by the recess etch.

To predict the degree of improvement in f_T expected for the HEMTs shown in Fig. 1 using the otherwise same device parameters but with a $v_{\rm eff}$ of 1.5×10^7 cm/s, optimized gate stem height and contact resistance, lower values of $R_s/R_d =$ 0.11/0.18 Ω -mm [6], among the best reported in the literature, were used in Fig. 7(d). It is found that for the optimized 40-nm device, $f_T \sim 370$ GHz can be achieved, which is close to the best reported GaN HEMT device with T-gate [6], [12]. Since the intrinsic $C_{\rm gs,int}$ scales with gate length, i.e., the intrinsic capacitance of the 20-nm gate length device is half that of the 40-nm device, the projected speed performance of a 20-nm device [Fig. 7(d)] can potentially reach 500 GHz with low-k passivation.

It should be noted that although InAIN barrier HEMTs have been used for the analysis presented here, this analysis applies more generally to all planar HEMTs independent of material system, since the fringing capacitance between the gate stem and access region, together with g_m , ultimately limit the device speed even when the contact resistance is optimized to be zero and the electrodes are far from the gate. Therefore, this paper suggests that maximizing g_m is the key to obtaining terahertz transistors. This is consistent with observations that InGaAs-channel HEMTs exhibit higher speed than GaN or Si-based FETs. To further improve the GaN HEMT speed, it is paramount to seek approaches that enhance injection velocity thus g_m , such as the use of InGaN [30] or isotope-disordered channels [31].

Finally, it is worth noting that the SCEs have been explicitly neglected in this analysis; since AlGaN [6] and InGaN [3] back barriers have been widely employed, the mitigation of SCEs is well-understood and straightforward. Furthermore, one of the ultimate embodiments on the SCE control is AlN/GaN/AlN quantum well HEMTs, which has been also recently demonstrated [32].

VII. CONCLUSION

The ultimate limitations on the speed of GaN HEMTs with T-gates have been investigated. The extrinsic delay is found to be a significant factor in limiting the speed in GaN HEMTs, and is fundamentally determined by the device intrinsic g_m and the fringing capacitance between the gate stem and the access regions. This result is intrinsic to all FETs with planar geometry, therefore, $(C_{gs,fringing} + C_{gd,fringing})/g_m$ could be considered as an intrinsic delay in high-frequency FETs since it cannot be eliminated by geometric optimization nor by reducing the access resistances to zero. The effect of gate recess on this fringing capacitance in the HEMTs with thin and thick top barriers was also investigated. The intrinsic delay is found to be independent of gate recess depth, whereas the extrinsic delay is reduced for deeper recesses,



Fig. 7. Calculated performance of GaN HEMTs with a gate stem height of 200 nm, recessed gate and a thin barrier shown in Fig. 6(a). For a gate length of 40 nm (a) extrinsic and intrinsic capacitances (b) estimated intrinsic g_m and reported values and (c) delays. The intrinsic delay stays the same (SCEs neglected), the extrinsic delay decreases purely because of the enhancement in g_m . (d) Projected f_T for devices with R_s/R_d of 0.11/0.18 Ω .mm and two gate lengths: 20 and 40 nm. Also shown are $g_{m,\text{int}}$ and f_T values of several reported high performance E-mode GaN HEMTs with T-gate and $f_T > 200$ GHz (large solid symbols).

due to the increase in g_m , as long as the channel injection velocity is not compromised. Therefore, improving g_m , by enhancing injection velocity is the key in realizing high-speed FETs.

REFERENCES

- R. Wang, Y. Cai, C.-W. Tang, K. Lau, and K. Chen, "Enhancement-mode Si₃N₄/AlGaN/GaN MISHFETs," *IEEE Electron Device Lett.*, vol. 27, no. 10, pp. 793–795, Oct. 2006.
- [2] Y. Tang, P. Saunier, R. Wang, A. Ketterson, X. Gao, S. Guo, *et al.*, "High-performance monolithically-integrated E/D mode InAlN/AlN/GaN HEMTs for mixed-signal applications," in *Proc. IEEE IEDM*, Dec. 2010, pp. 30.4.1–30.4.4.
- [3] D. Lee, X. Gao, S. Guo, D. Kopp, P. Fay, and T. Palacios, "300-GHz InAlN/GaN HEMTs with InGaN back barrier," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1525–1527, Nov. 2011.
- [4] Y. Yue, Z. Hu, J. Guo, B. Sensale-Rodriguez, G. Li, R. Wang, et al., "InAlN/AlN/GaN HEMTs with regrown ohmic contacts and f_T of 370 GHz," *IEEE Electron Device Lett.*, vol. 33, no. 7, pp. 988–990, Jul. 2012.
- [5] Y. Yue, Z. Hu, J. Guo, B. Sensale-Rodriguez, G. Li, R. Wang, et al., "Ultrascaled InAlN/GaN high electron mobility transistors with cutoff frequency of 400 GHz," *Jpn. J. Appl. Phys*, vol. 52, no. 8, pp. 08JN14-1–08JN14-2, Aug. 2013
- [6] K. Shinohara, D. Regan, A. L. Corrion, D. Brown, Y. Tang, J. Wong, *et al.*, "Self-aligned-gate GaN HEMTs with heavily-doped n⁺-GaN ohmic contacts to 2DEG," in *Proc. IEEE IEDM*, Dec. 2012, pp. 27.2.1–27.2.4
- [7] D. J. Denninghoff, J. Lu, E. Ahmadi, S. Keller, and U. K. Mishra, "N-polar GaN/InAlN/AlGaN MIS-HEMT with 1.89S/mm extrinsic transconductance, 4 A/mm drain current, 204 GHz f_T and 405GHz f_{max}," in Proc. IEEE 71st Annu. DRC, Jun. 2013, pp. 197–198.
- [8] D. S. Lee, O. Laboutin, Y. Cao, W. Johnson, E. Beam, A. Ketterson, et al., "Impact of Al₂O₃ passivation thickness in highly scaled GaN HEMTs," *IEEE Electron Device Lett.*, vol. 33, no. 7, pp. 976–978, Jul. 2012.
- [9] H. Sun, A. R. Alt, H. Benedickter, E. Feltin, J.-F. Carlin, M. Gonschorek, et al., "205-GHz (Al, In)N/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 31, no. 9, pp. 957–959, Sep. 2010.
- [10] D. F. Brown, K. Shinohara, A. Williams, I. Milosavljevic, R. Grabar, P. Hashimoto, *et al.*, "Monolithic integration of enhancement and depletion-mode AlN/GaN/AlGaN DHFETs by selective MBE regrowth," *IEEE Trans. Electron Device*, vol. 58, no. 4, pp. 1063–1067, Apr. 2011.
- [11] B. Song, B. Sensale-Rodriguez, R. Wang, A. Ketterson, M. Schuette, E. Beam, *et al.*, "Monolithically integrated E/D-mode InAIN HEMTs with *f_t/f_{max}* > 200/220 GHz," in *Proc. IEEE 70th Annu. DRC*, Jun. 2012, pp. 1–2.
- [12] M. Schuette, A. Ketterson, B. Song, E. Beam, T.-M. Chou, M. Pilla, *et al.*, "Gate-Recessed Integrated E/D GaN HEMT Technology With f_T/f_{MAX} >300 GHz," *IEEE Electron Device Lett.*, vol. 34, no. 6, pp. 741–743, Jun. 2013.
- [13] B. Sensale-Rodriguez, J. Guo, R. Wang, J. Verma, G. Li, T. Fang, et al., "Time delay analysis in high speed gate-recessed E-mode InAlN HEMTs," *Solid-State Electron.*, vol. 80, pp. 67–71, Feb. 2013.
- [14] R. Wang, G. Li, J. Verma, B. Sensale, T. Fang, J. Guo, et al., "220-GHz quaternary barrier InAlGaN/AlN/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 32, no. 9, pp. 1215–1217, Sep. 2011.
- [15] J. Guo, G. Li, F. Faria, Y. Cao, R. Wang, J. Verma, *et al.*, "MBE regrown ohmics in InAlN HEMTs with a regrowth interface resistance of 0.05ohm-mm," *IEEE Electron Device Lett.*, vol. 33, no. 4, pp. 525–527, Apr. 2012.
- [16] M. Higashiwaki, T. Mimura, and T. Matsui, "AlN/GaN insulated-gate HFETs using Cat-CVD SiN," *IEEE Electron Device Lett.*, vol. 27, no. 9, pp. 719–721, Sep. 2006.
- [17] T. Zimmermann, Y. Cao, G. Li, G. Snider, D. Jena, and H. Xing, "Subcritical barrier AlN/GaN E/D-mode HFETs and inverters," *Phys. Status Solidi* (A), vol. 208, no. 7, pp. 1620–1622, Jul. 2011.
- [18] P. Herfurth, D. Maier, M. Alomari, and E. Kohn, "Ultrathin passivation of InAlN/GaN HEMT device structures," in *Proc. 37th WOCSDICE*, May 2013, pp. 1–2.
- [19] R. Wang, G. Li, O. Laboutin, Y. Cao, W. Johnson, G. Snider, et al., "210-GHz InAlN/GaN HEMTs with dielectric-free passivation," *IEEE Electron Device Lett.*, vol. 32, no. 7, pp. 892–894, Jul. 2011.
- [20] S. Huang, Q. Jiang, S. Yang, C. Zhou, and K. J. Chen, "Effective passivation of AlGaN/GaN HEMTs by ALD-grown AlN thin film," *IEEE Electron Device Lett.*, vol. 33, no. 4, pp. 516–518, Apr. 2012.
- [21] A. D. Koehler, N. Nepal, T. J. Anderson, M. J. Tadjer, K. D. Hobart, C. R. Eddy, *et al.*, "Atomic Layer EpitaxyAlN for enhanced AlGaN/GaN HEMT passivation," *IEEE Electron Device Lett.*, vol. 34, no. 9, pp. 1115–1117, Sep. 2013.

- [22] R. Wang, G. Li, J. Guo, B. Song, S. Ganguly, B. Sensale-Rodriguez, et al., "Dispersion free operation in InAlN-based HEMTs with ultrathin or no passivation," in *Proc. IEEE IEDM*, Dec. 2013, pp. 28.6.1–28.6.4.
- [23] D. A. J. Moran, H. McLelland, K. Elgaid, G. Whyte, C. R. Stanley, and I. Thayne, "50 nm self-aligned and "Standard" T-gate InP pHEMT comparison: The influence of parasitics on performance at 50-nm node," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 2920–2925, Dec. 2006.
- [24] D. H. Kim, B. Brar, and J. A. del Alamo, " f_T = 688 GHz and f_{max} = 800 GHz in L_g= 40 nm In_{0.7}Ga_{0.3}As MHEMTs with g_{m_max} > 2.7 mS/mm," in *Proc. IEEE IEDM*, Dec. 2011, pp. 13.6.1–13.6.4.
- [25] R. Wang, P. Saunier, X. Xing, C. Lian, X. Gao, S. Guo, *et al.*, "Gate-recessed enhancement-mode InAlN/AlN/GaN HEMTs with 1.9 A/mm drain current density and 800 mS/mm transconductance," *IEEE Electron Device Lett.*, vol. 31, no. 12, pp. 1383–1385, Dec. 2010.
- [26] N. Moll, M. R. Hueschen, and A. Fischer-Colbrie, "Pulse-doped AlGaAs/InGaAs pseudomorphic MODFETs," *IEEE Trans. Electron Dev.*, vol. 35, no. 7, pp. 879–886, Jul. 1988.
- [27] T. Suemitsu, "An intrinsic delay extraction method for Schottky gate field effect transistors," *IEEE Electron Device Lett.*, vol. 25, no. 10, pp. 669–671, Oct. 2004.
- [28] G. Chen, V. Kumar, R. S. Schwindt, and I. Adesida, "A low gate bias model extraction technique for AlGaN/GaN HEMTs," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 7, pp. 2949–2953, Jul. 2006.
- [29] F. Tian, R. Wang, H. Xing, S. Rajan, and D. Jena, "Effect of optical phonon scattering on the performance of GaN transistors," *IEEE Electron Device Lett.*, vol. 33, no. 5, pp. 709–711, May 2012.
- [30] R. Wang, G. Li, G. Karbasian, J. Guo, F. Faria, Z. Hu, *et al.*, "InGaN channel high-electron-mobility transistors with InAlGaN barrier and f_T /f_{max} of 260/220 GHz," *Appl. Phys. Exp.*, vol. 6, no. 1, pp. 016503-1–016503-3, Jan. 2013.
- [31] J. B. Khurgin, D. Jena, and Y. Ding, "Isotope disorder of phonons in GaN and its beneficial effect on high power field effect transistors," *Appl. Phys. Lett.*, vol. 93, no. 3, pp. 032110-1–032110-3, Jul. 2008.
- [32] G. Li, R. Wang, J. Guo, J. Verma, Z. Hu, Y. Yue, et al., "Ultra-thin body GaN-on-insulator quantum well FETs with regrown ohmic contacts," *IEEE Electron Device Lett.*, vol. 33, no. 5, pp. 661–663, May 2012.



Bo Song is currently pursuing the Ph.D. degree in electrical engineering with the University of Notre Dame, Notre Dame, IN, USA.

His current research interests include GaN high speed and high power devices.



Berardi Sensale-Rodriguez (M'14) received the Engineer's degree from Universidad de la República, Montevideo, Uruguay, in 2008, and the Ph.D. degree from the University of Notre Dame, Notre Dame, IN, USA, in 2013.

He joined the faculty of the University of Utah, Salt Lake City, UT, USA, in 2013, where he is currently a tenure-track Assistant Professor of electrical and computer engineering.

Ronghua Wang Photography and biography not available at the time of publication.

Jia Guo Photography and biography not available at the time of publication.



Zongyang Hu received the B.S. degree in physics from Peking University, Beijing, China, in 2007, and the M.S. degree in physics from the University of Notre Dame, Notre Dame, IN, USA, where he is currently pursuing the Ph.D. degree in electrical engineering.

His current research interests include the development of III-nitride material based HEMTs, FETs, and HBTs for high power and high speed electronics.

Yuanzheng Yue (M'12) received the Ph.D. degree in microelectronics and solid-state electronics from Xi'dian University, Xi'an, China, in 2009.

He was an Assistant Research Professor with the Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China, from 2010 to 2011. He is currently a Post-Doctoral Research Associate with the Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA.

Faiza Faria Photography and biography not available at the time of publication. **Paul Saunier** Photography and biography not available at the time of publication.

Xiang Gao Photography and biography not available at the time of publication.

Shiping Guo Photography and biography not available at the time of publication.



Patrick Fay (SM'02) received the B.S. degree in electrical engineering from the University of Notre Dame, Notre Dame, IN, USA, in 1991, and the Ph.D. degree in electrical engineering from the University of Illinois at Urbana-Champaign, Urbana, IL, USA, in 1996.

He is currently a Professor with the Department of Electrical Engineering, University of Notre Dame.



Michael L. Schuette (M'07) received the Ph.D. degree in electrical engineering from Ohio State University, Columbus, OH, USA, in 2010.

He developed deeply scaled GaN-based RF transistors with TriQuint Semiconductor, Richard, TX, USA, from 2010 to 2013. He is currently with the Wyle Laboratories, Dayton, OH, USA.



Debdeep Jena (M'03) received the B.Tech. degree in electrical engineering from the IIT, Kanpur, India, in 1998, and the Ph.D. degree in electrical and computer engineering from the University of California, Santa Barbara, CA, USA, in 2003.

He has been with the faculty of the Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA, since 2003.

Andrew Ketterson Photography and biography not available at the time of publication.

Edward Beam Photography and biography not available at the time of publication.



Huili Grace Xing (S'01–M'03) received the B.S. degree in physics from Peking University, Beijing, China, in 1996, the M.S. degree in material science from Lehigh University, Bethlehem, PA, USA, in 1998, and the Ph.D. degree in electrical engineering from the University of California, Santa Barbara, CA, USA, in 2003.

She is currently a Professor of electrical engineering with the University of Notre Dame, Notre Dame, IN, USA.