

Degradation Mechanisms of GaN-Based Vertical Devices: A Review

Matteo Meneghini,* Elena Fabris, Maria Ruzzarin, Carlo De Santi, Kazuki Nomoto, Zhenqi Hu, Wenshen Li, Xingya Gao, Debdeep Jena, Huili Grace Xing, Min Sun, Tomas Palacios, Gaudenzio Meneghesso, and Enrico Zanoni

This article reviews most recent results on the reliability of vertical GaN-based devices, by presenting a few case studies focused on the stability and degradation of high-voltage GaN-on-GaN diodes and of GaN-based field-effect transistors (FETs). With regard to diodes, two relevant stress conditions are investigated. The first is operation at high forward current that can induce a degradation of the electrical properties of the devices, mostly consisting in an increase in the operating voltage, well correlated to a decrease in the electroluminescence signal emitted by the diodes. This degradation process is ascribed to the diffusion of hydrogen from the highly p-type doped regions toward the junction, with consequent compensation of the acceptor (Mg) dopant. The second stress regime investigated on diodes is avalanche: specifically, it is shown that polarization-doped GaN devices may show avalanche capability, and the stability of diodes in avalanche regime is investigated in detail. With regard to transistors, the analysis is focused on GaN-on-GaN vertical Fin-FETs. First, the stability of the threshold voltage under positive gate stress is analyzed, and the role of interface/oxide traps is discussed by experimental characterization. Then, the degradation under positive gate or high-drain stress is investigated, to provide information on the dominant degradation processes.

addition, the use of an AlGaIn/GaN heterostructure—in the presence of large polarization fields—allows to maximize channel conductivity and electron density. GaN lateral devices are now commercially available and target voltages up to 900 V,^[1] thus competing with Si- and SiC-based components for consumer and industrial electronics, and for the automotive field. The high breakdown field (11 times higher than silicon) and the wide energy gap (3.4 eV) allow high-voltage and high-temperature operation, thus ensuring a high reliability to this technology.

Despite the great potential of GaN lateral devices, they have some limitations that may slow their applicability in the >1 kV range. First, the breakdown voltage of a lateral transistor scales with the gate–drain spacing, i.e., with device area. Reaching high breakdown voltages is technically feasible, but results in an increase in device area and cost. Increasing device size can also impact parasitic resistance. A second factor that needs to be considered is

that lateral devices are very sensitive to surface effects. The 2-dimensional electron gas (2DEG) is very close to the surface, and trapping processes at the AlGaIn/passivation interface may significantly impact the dynamic performance of the devices.^[2] In addition, in most cases the electric field in lateral devices is not uniform, across the gate–drain spacing, and has peaks at the edge of the gate and of each field plate. Field can be minimized through the use of field plates; however, the addition of field plates may impact device capacitance, and an accurate design must be conducted to ensure simultaneously low-field and high

1. Introduction


Over the last decade, the research in the field of GaN-based power devices has shown impressive advancements. Due to the heteroepitaxial growth on silicon substrates, GaN-based high-electron mobility transistors (HEMTs) can reach a high performance while having a relatively low cost. Currently, industrial efforts are mainly focused toward GaN lateral field-effect transistors (FETs) because they can be easily fabricated using a complementary metal oxide semiconductor compatible process. In

Prof. M. Meneghini, E. Fabris, M. Ruzzarin, Dr. C. De Santi, Prof. G. Meneghesso, Prof. E. Zanoni
Department of Information Engineering
University of Padua
35131 Padua, Italy
E-mail: matteo.meneghini@dei.unipd.it

Dr. K. Nomoto, Dr. Z. Hu, Dr. W. Li, Prof. D. Jena, Prof. H. G. Xing
School of Electrical and Computer Engineering
Cornell University
425 Phillips Hall, Ithaca, NY 14853, USA

Dr. X. Gao
IQE RF LLC
394 Elizabeth Ave., Somerset, NJ 08873, USA

Dr. M. Sun, Prof. T. Palacios
Department of Electrical Engineering and Computer Science
Massachusetts Institute of Technology
50 Vassar St., Cambridge, MA 02139, USA

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/pssa.201900750>.

DOI: 10.1002/pssa.201900750

device performance.^[3,4] Finally, lateral GaN HEMTs are typically based on an AlGa_N/Ga_N heterostructure, which is intrinsically normally-on. To reach normally-off operation, a p-type gate can be used,^[5] and threshold voltages above 1 V can be obtained.^[6] If higher threshold voltages are required (e.g., 3–5 V; see ref. [7] and references therein), different approaches can be considered, such as the use of a metal insulator semiconductor/metal oxide semiconductor (MOS) structure or the adoption of a cascoded configuration.

Several Si and SiC power transistors are based on a vertical configuration: the flow of current is controlled by a gate placed on the top of the transistor, and electrons flow through a thick drift-region, over which most the potential drops in off-state. The vertical approach allows to increase the breakdown strength of the transistors, without impacting device area, provided that sufficiently thick drift regions are fabricated. Also, vertical devices are almost insensitive to surface trapping effects because current flow takes place in the bulk semiconductor. As was the case for Si and SiC, also GaN is now ready for the transition to vertical configuration. GaN vertical diodes and transistors have already been demonstrated, grown on free-standing GaN substrates with dislocation densities up to 10^6 cm^{-2} .^[7–60] In several cases, the breakdown voltage of these devices is higher than 1 kV, thus clearing the way to the application in the power semiconductor field. Recent reports also demonstrated the possibility of growing GaN vertical devices on foreign substrates (see, e.g., refs. [41, 52, 60–66]). Both the quasivertical and the fully vertical approaches have been implemented, to ensure an effective extraction of current from the drain. The research on vertical GaN-on-Si is mainly driven by the need of reducing the cost of GaN vertical devices: a recent study^[63] evaluated the cost of wafer and epitaxy for different vertical GaN technologies, and indicated that vertical GaN-on-Si devices can allow a 10–100 times cost reduction. Another advantage of vertical GaN-on-Si is that it is compatible with 8 in. production lines, thus being suitable for effective industrial production. Obviously, the development of vertical GaN-on-Si technology is slowed by the higher dislocation density and by the difficulty of growing thick drift regions on a silicon substrate: these aspects are currently under investigation, and quasivertical vertical and fully vertical GaN power diodes on foreign substrate (Si) with breakdown voltages near 1 kV have already been demonstrated.^[35,67]

With regard to GaN vertical diodes, both Schottky-barrier diodes and p–n diodes have been investigated and fabricated. In both cases, improvements in breakdown voltage were obtained through the optimization of the growth conditions (see, e.g., ref. [10]), a careful design of the drift region,^[41] or the use of guard rings.^[39] With regard to vertical transistors, several approaches have been proposed: the current aperture vertical electron transistor (CAVET) uses a combination of 2DEG channel and vertical drift region. Current blocking layers are used to create a barrier for electrons that can only flow through a current aperture at the center of the device.^[43] Another approach is the vertical trench metal oxide semiconductor field effect transistor (MOSFET) (see refs. [39, 60] for recent examples), where an MOS structure is used in combination with a trench to control the flow of current through the device. A third approach is the vertical power Fin-FET:^[68] here current flow is controlled through the use of nanometer size fins, typically



Matteo Meneghini received his Laurea in electronic engineering (summa cum laude) and the Ph.D. in electronic and telecommunication engineering (University of Padova), working on the optimization of GaN-based LED and laser structures. He is now associate professor at the Department of Information Engineering at the University of Padova. His main interest is the characterization, reliability and simulation of compound semiconductor devices (LEDs, laser diodes, HEMTs), and solar cells.



Elena Fabris received her Master degree in electronic engineering from the University of Padova in 2017, with a thesis on the characterization and analysis of charge trapping phenomena in GaN-based MIS-HEMTs for applications in the power conversion field. In October 2017, she started her Ph.D. in information and communication science and

technology at the Department of Information Engineering, University of Padova, where she is currently working on the characterization and reliability of GaN-based devices for power applications.



Maria Ruzzarin graduated in Electronic Engineering from the University of Padova in 2016, with a thesis entitled “Analysis of threshold voltage and on resistance instability of AlGa_N/Ga_N MIS-HEMTs in negative bias conditions”. From May 2016 to October 2017, she worked as a research fellow at the Department of Information Engineering, University of

Padova, studying the reliability of GaN-based semiconductor devices for power electronics applications. Since October 2017, she is a Ph.D. student in information and communication science and technology at the Department of Information Engineering, University of Padova, where she has been working on the study of GaN vertical devices.

composed only of n-type material. Finally, vertical 3D GaN nano-wire MOSFETs and PolarMOS have also been proposed.^[68–70]

All the structures described earlier are of high interest for the development of GaN-based vertical devices. Each of them has intrinsic advantages and potential drawbacks that represent interesting research challenges, rather than fundamental limits. Previous reports preliminarily investigated the stability of vertical GaN-based components (see, e.g., ref. [71]), suggesting that these devices can have a good ruggedness and a good potential for high-voltage applications.

Over the last few years, we have analyzed several GaN vertical devices, both diodes and transistors,^[49,50,69,70,72–76] identifying

and describing the most relevant degradation mechanisms and related processes. The aim of this article is to present a summary of our most recent results in this field, by describing a number of case studies conducted in our laboratories on GaN-based vertical devices.

More specifically, the first case study that we present here deals with the stability of p–n diodes under high current stress, and is relevant for the development of reliable diodes. In fact, GaN-based vertical diodes are expected to be operated at high current and current density ($> \text{kA cm}^{-2}$). Under such stressful conditions, the stability of the resistivity and turn-on voltage must be carefully evaluated. To this aim, we conducted a set of stress experiments at high current density on p–n diodes, and investigated the electrical degradation of the devices during stress time. The results collected within this study suggest that during operation at high current densities, a diffusion process leads to an increase in the operating voltage and to a decrease in the electroluminescence (EL) signal emitted by the devices. The results are interpreted by considering the diffusion of hydrogen from the top p-doped layer toward the junction.

The second case study described later deals with the operation of GaN p–n diodes in avalanche regime. We analyzed polarization-induced p–n diodes that are the basic units of PolarMOS. First, we show that polarization-doped p–n diodes have avalanche capability; second, we investigate the stability of the avalanche voltage with stress time, and discuss the origin of the “breakdown-walkout” and its relation with traps within the drift region.

The third case study deals with GaN-based vertical Fin-FETs. On these devices, we investigated the threshold voltage instabilities induced by operation at positive gate stress, demonstrating the existence of two different trapping processes: the detrapping of electrons from the gate insulator that takes place at low stress voltages ($< 2 \text{ V}$) and results in a negative threshold voltage shift, and the injection of electrons from the channel into the gate insulator that occurs at higher stress bias (up to 5–6 V) and results in a positive threshold shift.

Finally, we analyzed the robustness of GaN-based vertical FETs under high electric field, suggesting that the quality of the gate oxide and the minimization of the field are necessary steps for the optimization of the reliability of the devices.

2. Degradation of GaN-on-GaN Vertical Diodes Submitted to High Current Stress

The degradation of impurity-doped vertical GaN p–n diodes stressed at high current density was investigated by means of electro-optical measurements.^[72]

The structure of the analyzed devices consists of a Si-doped n-GaN layer ($10 \mu\text{m}$) with a doping $N_D \approx 2 \times 10^{16} \text{ cm}^{-3}$, a Mg-doped p-GaN layer ($0.4 \mu\text{m}$) with a doping higher than 10^{19} cm^{-3} , and a Mg-doped p⁺-GaN layer ($0.02 \mu\text{m}$) with a doping higher than 10^{20} cm^{-3} grown by metal-organic chemical vapour deposition (MOCVD) on a GaN substrate.^[77–79] The devices have a diameter of $110 \mu\text{m}$ and were optimized for high voltage operation through the use of a field plate.^[78]

To study the physical mechanism responsible for the degradation of the impurity-doped p–n diodes under forward bias condition, a high current density of 0.7 kA cm^{-2} was applied for 36 000 s and the electrical and optical parameters were monitored during the stress.

Figure 1 shows the behaviour of the I – V and L – I characteristics at different stress times. We found that the stress at high current density resulted in an increase in turn-on voltage (and on-resistance) (Figure 1a) and in a decrease in the EL signal (Figure 1b). In particular, the changes in the I – V curves for increasing stress time were characterized by three main phenomena, as shown in Figure 1a: the first phenomenon was the increase in the turn-on voltage and it was visible after 300 s of stress; the second one was the increase in the generation–recombination current in the low forward region and it was visible after 6300 s; and the third one was the increase in the leakage current in the reverse bias region and it was visible after 31 500 s.




Figure 1. a) I – V and b) L – I curves measured before stress and after each step of the stress of an impurity-doped p–n diodes at $J_{\text{stress}} = 0.7 \text{ kA cm}^{-2}$. Experimental data from ref. [72].

On the contrary, by analysing the EL versus current characteristics in Figure 1b, a gradual degradation in the optical performance of the device was visible up to 13 500 s, and then, for longer stress times, a further degradation process took place. This latter could be related to the generation of nonradiative defects within the depletion region, as suggested by the fact that the slope of the log–log L – I curves increased from nearly 1 toward 1.7 for stress times longer than 13 500 s.^[78,80]

It is worth noting that the decrease in the optical power was linearly correlated with the increase in on-resistance for increasing stress times, as shown in Figure 2a, suggesting a common origin of the degradation of the electrical and optical performance. This common origin could be related to the presence of hydrogen in the device.

Hydrogen is introduced within the p-GaN layers during the growth and typically it has concentration similar to Mg.^[81] The H atoms tend to create Mg–H bonds, which may be broken by temperature and current flow, leaving H interstitial in the lattice that can diffuse from the highly doped p-GaN layer toward the p–n junction, following the concentration gradient. The H atoms can therefore passivate Mg atoms near the junction, resulting in a lower hole injection due to the acceptor compensation; a lower hole concentration can explain both the decrease in the EL signal and the increase in turn-on voltage.

The hypothesis that the physical mechanism responsible for the degradation of impurity-doped p–n diodes was caused by a diffusion mechanism, possibly involving H atoms, is supported by the dependence of the variation of both the optical power and the on-resistance on the square root of time (Figure 2b). In fact, the square-root dependence on stress time of the electrical and optical parameters obeyed the Fick’s second law in one dimension (Equation 1)

$$N_{\text{diff}}(x, t) = N_0 \operatorname{erfc}\left(\frac{x}{2\sqrt{Dt}}\right) \quad (1)$$

where N_{diff} is the number of impurities that can be found at position x at time t , N_0 is the concentration of the impurities at the junction (that is assumed to be constant), erfc is the error function, x is the distance from the junction, D is the diffusion coefficient, and t is the stress time.^[82,83]

For longer stress times, the degradation mechanism causes a further increase in the slope of the log–log L – I curves. This increase could be explained by the generation of shockley read hall-recombination centers.^[84]

3. Demonstration of Avalanche Capability in Polarization-Doped Vertical GaN p–n Diodes: Study of Walkout due to Residual Carbon Concentration

Next, we investigated the avalanche capability and the stability of polarization-doped vertical GaN p–n diodes in avalanche mode.^[49,50] The devices are grown by MOCVD and have a GaN substrate, a Si-doped n[−]-GaN layer (200 nm) with doping $N_D \approx 10^{18} \text{ cm}^{-3}$, a Si-doped n-GaN layer (7 μm) with doping $N_D \approx 2 \times 10^{16} \text{ cm}^{-3}$, a n-type linearly graded AlGaIn layer with the Al composition graded up from 0% to 5.6% (1 μm), a p-type linearly graded AlGaIn layer with the opposite Al composition gradient (from 5.6% to 0%) (0.4 μm), and a Mg-doped p-GaN layer (20 nm) with a doping higher than 10^{20} cm^{-3} .^[85] A p–n junction obtained by grading the Al composition results 1) in an enhancement of p-type conductivity compared with the impurity-doped case, 2) in a doping level that does not strongly depend on temperature or frequency, 3) in the absence of carrier freeze-out, in contrast to what the impurity-doped carriers do when the temperature decreases, and 4) in a higher breakdown field due to the larger bandgap of AlGaIn.^[70] The breakdown voltage of the analyzed diodes is significantly improved through the use of a field plate.^[77–79]




Figure 2. a) Relation between the increase in the series resistance and the decrease in the optical power during the stress. b) Relation between the variation of the optical power (green curve) and of the series resistance (black curve) and the square root of stress time. Experimental data from ref. [72].

Two generations of these polarization-doped p–n diodes were characterized and compared: the Gen1 diodes have a high carbon level throughout the device structure, on the order of $2\text{--}3 \times 10^{16} \text{ cm}^{-3}$, and the Gen2 diodes have a carbon level below the detection limit of secondary ion mass spectrometry (SIMS) $<1 \times 10^{16} \text{ cm}^{-3}$. It was found that both generations are avalanche capable, and the Gen1 diodes exhibit recoverable breakdown walkout while the Gen2 diodes do not. The summarized study on the Gen1 diodes is presented later, while the study on the Gen2 diodes will be reported elsewhere. The avalanche capability of the Gen1 diodes was tested by means of I – V characterizations at different temperatures (inset of **Figure 3**). As can be noted, the diodes have a low leakage current up to high breakdown voltage (-1370 V at 30°C), where a sudden increase in the current occurs. By analyzing the reverse voltage for a current density of -10 mA cm^{-2} , a positive temperature coefficient with a slope of $0.5 \text{ V } ^\circ\text{C}^{-1}$ was found, indicating an avalanche process.

It was therefore necessary to understand if the breakdown voltage was stable, because the stability of p–n diodes under avalanche regime is important for high reverse voltage operation. To investigate the behavior of the devices when a strong reverse bias was applied, a constant current stress in avalanche mode ($J_{\text{stress}} = -1 \text{ mA cm}^{-2}$) was conducted. **Figure 3** shows that the avalanche voltage increases with increasing stress time. This time-dependent shift of the reverse voltage to higher (negative) values is referred to as breakdown walkout,^[86–88] and it was found to be fully recoverable in the analyzed devices after some rest time. Then, we analyzed the transients of the breakdown voltage during the recovery phase conducted after the constant current stress in avalanche mode at different temperatures; the Arrhenius plot shown in **Figure 4** (black symbols) was obtained. By comparing the Arrhenius plot with previous reports a deep level possibly related to carbon on nitrogen site CN was found.^[89–92] To confirm the presence of C_N , capacitance-deep-level transient spectroscopy (C-DLTS) measurements were carried out at different temperatures. These measurements




Figure 3. Time dependence of breakdown walkout. The breakdown voltage increases during the stress time in avalanche mode. Inset: I – V curves at different temperatures of the diode under reverse bias condition. Experimental data from ref. [49, 50].

consist in two phases: in the first phase the defects in the space charge region are filled by applying a filling voltage, and in the second one the detrapping process from the deep levels are studied by analyzing the capacitance variation at a certain measure voltage.^[93] By repeating the measurements at different voltages, it is possible to investigate different active volumes of the device, and by repeating the measurements at different temperatures it is possible to extract an Arrhenius plot. The results of the temperature-dependent measurements are shown in **Figure 4** (red symbols); a deep level possibly ascribed to C_N was found again.

The experimental data therefore suggest that the breakdown walkout process could be related to the presence of residual carbon in the polarization-doped p–n diodes. A model able to explain these experimental results was proposed, by considering that, when a strong reverse bias is applied, C_N behaves as a deep acceptor and is ionized. This leads to an increase in the Coulomb and phonon scattering in the lattice (due to the higher number of ionized impurities), and consequently to a decrease in the mean free path of carriers. To trigger impact ionization, the electrons need to gain enough energy to create an additional electron–hole pair, and the density of electrons that have sufficient energy depends on the mean free path, as can be seen in Equation (2)

$$n^* = n \cdot \exp\left(-\frac{d}{\lambda}\right) \quad (2)$$

where n^* is the density of electrons that have the energy required to start the avalanche process, n is the total electron density, d is the distance necessary to gain sufficient energy for the impact ionization, and λ is the mean free path. Therefore, a decrease in the mean free path corresponds to a decrease in the density of electrons that have sufficient energy to create additional electron–hole pairs. Therefore, once more and more C_N is ionized, a higher negative voltage will be necessary to start the avalanche multiplication.




Figure 4. Comparison between defects identified in the literature and the Arrhenius plot obtained by analyzing the breakdown walkout process (black symbols) and the C-DLTS measurements (red symbols). Experimental data from ref. [49, 50].

4. Analysis of the Trapping Mechanisms and Degradation on GaN-on-GaN Vertical FETs

Among vertical GaN devices, the vertical fin field-effect transistors (VFETs) have recently demonstrated to be an excellent candidate for next-generation power converters.^[23,94] The VFET epitaxial layers are grown on a 2 in. GaN substrate. The epitaxial layers consist of 8 μm -thick n-GaN channel and n⁻-GaN drift layer doped $2 \times 10^{16} \text{ cm}^{-3}$ and 0.3 μm -thick n⁺-GaN. To obtain MOS gate stacks on sidewalls, a combined dry-wet etching technique is used and a 15 nm Al₂O₃ layer was deposited by atomic layer deposition (ALD) using H₂O and TMA at 250 °C as gate dielectric. Gate metal (molybdenum) was sputtered immediately after ALD. In VFETs, the current flows vertically through submicrometer channels formed by carrier accumulation at the oxide/GaN interface; the cross section of one-channel device is shown in **Figure 5a**. The channel electron density simulations at different gate voltage are shown in **Figure 5b**.^[73] Below the threshold voltage ($V_{GS} = 0 \text{ V} < 1 \text{ V}$), the device is in the off-state and the channel is depleted. For gate voltages higher than the threshold, the channel is fully formed, and the electron density peaks at the Al₂O₃/GaN interface, and in the center of the GaN layer it becomes equal to the dopant concentration. The VFET structure consists in the repetition of gate-GaN

channel-gate modules in which multiple channels operate in parallel to obtain sufficient current.

4.1. Instability of Threshold Voltage in GaN-on-GaN Vertical FETs Submitted to Positive Gate Bias

In ref. [73], the first analysis on the dynamic performance and on the gate stability of these devices has been reported. To study trapping effects on the dynamic parameters of the devices, double pulses have been applied to the drain and gate terminals starting from a trapping condition (positive gate voltage and zero drain bias) to a measurement condition to monitor the variation in the on-resistance and threshold voltage. The results are shown in **Figure 6**. When VFETs are subjected to pulsed positive gate bias, the on-resistance slightly decreases due to a change in the interface scattering (not reported here); R_{on} is determined by both carrier concentration and carrier mobility; when the device is submitted to positive V_G , the trapped charge may change the total interface scattering, thus increasing the mobility near the interface.^[95] In addition, the devices show a negative threshold voltage shift for low positive gate bias ($0 \text{ V} < V_{GS} \leq 2 \text{ V}$), while for high trapping bias ($V_{GS} \geq 3 \text{ V}$) a positive shift of the threshold voltage is observed. At low gate bias, the negative threshold voltage shift is ascribed to the detrapping of electrons from the Al₂O₃ insulator (see mechanism 1 in **Figure 7a**); on the contrary, high gate voltages induce the injection of electrons from the accumulation region (channel) toward the dielectric, leading to a positive shift of the threshold voltage (see mechanism 2 in **Figure 7a,b**).

The stability of VFETs was investigated by $I_D V_D$ and fast $I_D V_G$ measurements performed during a constant voltage stress test of 100 s at different $V_{Gstress}$, followed by 100 s of recovery with gate, source, and drain terminals at 0 V. With positive gate bias, the on-resistance decreases in time and the threshold voltage shows a fully recoverable negative shift for low gate voltages, and a positive shift (nonrecoverable in thousands of seconds) for higher gate voltages ($> 3 \text{ V}$). The gate leakage at low and high gate bias for 100 s has been monitored to confirm the hypotheses: the gate leakage becomes relevant only at high gate voltages. The positive threshold voltage shift is correlated with the gate leakage (injection of electrons from the channel toward the insulator) and the mechanism has a slow recovery time.




Figure 5. Simulation of electron density in a VFET for different gate voltages.




Figure 6. Variation of the threshold voltage as obtained from pulsed $I_D V_G$ performed for different trapping conditions at $V_{GS,Q} = 0 \text{ V}, 1 \text{ V}, 2 \text{ V}, 3 \text{ V}, 4 \text{ V}, 5 \text{ V}$; $V_{DS,Q} = 0 \text{ V}$. The threshold voltage has an initial negative shift for low gate voltage ($V_{GS} < 2 \text{ V}$), then a positive shift for higher gate voltages.




Figure 7. Pictorial representation of the trapping mechanisms under positive gate bias: a) mechanism 1: at low gate bias, electrons already trapped inside the insulator are detrapped leading to a negative shift of the threshold voltage; mechanism 2: electrons in the channel are injected towards the insulator. b) At high gate bias, mechanism 2 is dominant. Two factors contribute to the second mechanism: the high gate bias, i.e., the strong band bending, and the high temperature (high electron energy).

Constant voltage stress tests were conducted at different temperatures (25, 50, and 75 °C) to study the effect of the temperature on the trapping–detrapping kinetics. At low stress voltages ($V_{GS} \leq 2$ V), temperature does not significantly affect the trapping kinetics, confirming that the negative threshold shift is ascribed to an electrostatic process (emission of electrons from insulator to metal). On the contrary, at high gate bias ($V_{GS} \geq 3$ V), the total gate current increases with temperature. In conclusion, both the gate voltage (stronger band bending) and the high temperature (increase in the average energy of electrons in the channel) favor the injection of carriers toward the insulator (see Figure 7b).

An extensive analysis of the mechanism 2 (see Figure 7) occurring at high positive gate voltage is reported in the previous study.^[76] This mechanism is observable for longer stress times, and it is predominant for higher voltages (see Figure 8). Moreover, mechanism 2 is found to be recoverable only when the device is exposed to UV light (see Figure 9). A possible explanation is that electrons trapped in a specific level in the oxide acquire the energy necessary to be detrapped and reach the n-type GaN,^[76,96] through hopping. Another possibility is that under UV light the recovery is assisted by the holes accumulated at the $\text{Al}_2\text{O}_3/\text{GaN}$ interface. The UV exposure induces a negative shift of the threshold voltage by increasing the conductive electrons either by electron detrapping from oxide or by generation of carriers, in good agreement to previous reports on different MOS structures.^[97,98] The instability of the threshold voltage in VFETs is correlated with the presence of interface states. To quantify the interface states, the changes in the gate–source capacitance as a function of voltage in trapping and detrapping conditions have been evaluated.

Gate–source capacitance curves have been performed as a function of the gate voltage, after biasing the device in depletion under UV light (at -3 V) and accumulation (at 5 V). The $C-V$ curve (Figure 10) performed after UV exposure in off-state (red line) shows a negative shift of the threshold voltage and a change in the slope at the turn-on in respect of the $C-V$




Figure 8. Threshold voltage transients during a constant bias experiment at different gate voltages and $V_{DS} = 0$ V. For short stress times, the negative shift is dominant, and then the second mechanism, i.e., trapping of electrons in the oxide, occurs (earlier for higher gate bias) leading to a positive shift of the threshold voltage.

performed after accumulation (black line). The rigid shift in $C-V$ is ascribed to charges (oxide traps) that are not influenced by the electron quasi-Fermi level; the change in slope is ascribed to interface states, and can be used to calculate the amount of interface states that changed occupancy with V_G .^[99] With this method, a peak interface state density of $4 \times 10^{13} \text{ cm}^{-3} \text{ eV}^{-1}$ at $V_{GS} = 2$ V has been calculated.

4.2. Degradation of Vertical GaN-on-GaN Fin Transistors under Positive Gate or High-Drain Stress

To evaluate the robustness of GaN-on-GaN fin transistors, we conducted step stress experiments; the devices were submitted to a forward gate voltage for 120 s with drain and source biased




Figure 9. Threshold voltage transients performed during a recovery phase under LED light at different wavelengths, after stress at $V_{GS} = 4$ V: a strong recovery is observed only when the device is illuminated with UV light at 365 nm (corresponding to energy gap of GaN).

to 0 V, then the gate voltage was sequentially increased by 0.25 V/step, and the device transfer characteristics were monitored at each step. With this technique it is possible to investigate the mechanisms that lead the device to failure. The results of the step stress are shown in **Figure 11**: the gate current monitored during the stress increases at each step of stress, and for $V_{GS} = 7.25$ V an abrupt increase of more than 4 decades is observed due to the dielectric breakdown. From the plot of the $I_D V_G$ in semilogarithmic scale (**Figure 12**), a positive shift of the threshold voltage is observed for low stress voltages (in good agreement with the previous work^[73]). Moreover, the positive gate bias induces a significant increase of subthreshold slope




Figure 10. Gate-source capacitance plots measured on a VFET with a channel width of 125 nm by sweeping the gate voltage from -3 to 5 V after illuminating the device with UV light and from 5 to -3 V after biasing the device at 5 V in dark condition for 1000 s.

at $I_{DS} = 10^{-3} \text{ A cm}^{-2}$. This can be explained by considering another mechanism (mechanism 3 in **Figure 12**): at very high gate stress voltages (up to 7.75 V), the electrons injected from the channel to the insulator may promote the generation of traps. Electron traps are depleted during stress, thus giving higher current at turn-on and an increase in subthreshold slope.

We also investigated the prolonged stress under positive gate bias on VFETs with different gate width.^[74] To analyze the degradation mechanism responsible of the catastrophic failure when the VFETs are submitted to positive gate bias, step stress tests have been performed. It is demonstrated that the trend of gate current during stress depends on the gate voltage (**Figure 13**). For low gate voltages (up to $V_{G\text{stress}} = 0.5$ V), the gate current slightly decreases during stress. In this range of voltages, the mechanisms 1 (detrapping of electrons) and 2 (injection of electron from the accumulation channel to the oxide) occur simultaneously and the fact that one of the two dominates (increasing or decreasing of the gate current) is device-dependent.

For higher gate voltages, mechanism 2 (see **Figure 13**) occurs, leading to a decrease in the gate current during each stage of the stress experiment: the newly trapped electrons have a repulsive action, preventing further electrons from being trapped in the oxide, thus inducing a decrease/stabilization in gate leakage. At $V_{G\text{stress}} > 5.5$ V, the creation of percolation/shunt paths leads to the consequent breakdown of the dielectric.

Nine devices with 70 nm of channel width and eight devices with 280 nm were stressed at constant voltage ($V_{GS} = 5$ V) until failure. The degradation trend of the gate current shows an abrupt increase in the gate current due to a time-dependent defect generation/percolation through the oxide. The corresponding Weibull plots are shown in **Figure 14**: the failure rate decreases with time ($\beta < 1$) and this is in good agreement with the hypothesis of dielectric breakdown. 2D simulations (see **Figure 15**) indicate that the failure point is located at the corner of the insulator, where the electric field is maximum.




Figure 11. Step stress performed with $V_{D\text{stress}} = 0$ V and by increasing the $V_{G\text{stress}}$ by 0.25 V each 120 s of stress. The breakdown of the dielectric occurs at 7.25 V.




Figure 12. Stressing at increasing gate voltages induces an increase in the subthreshold slope due to trap generation in the oxide (left); traps are depleted during stress, thus giving higher current near turn-on (right).




Figure 13. Trend of the gate current for each step of the gate stress on one of the analyzed VFETs. a) At $V_{\text{Gstress}} = 0.5$ V, the gate current slightly decreases during 120 s of stress due to slight trapping of electrons inside the insulator. b) For $0.75 \text{ V} < V_{\text{Gstress}} < 2.5$ V, a fast initial decrease followed by a slow increase of the gate current is observed. c) For $2.75 \text{ V} < V_{\text{Gstress}} < 4.5$ V, the gate current starts to decrease at long stress times. d) For $V_{\text{Gstress}} > 5.5$ V, percolation/shunt paths have been created leading to the breakdown of the dielectric.




Figure 14. Comparison of the Weibull plots at 99% of confidence level for VFETs with 70 nm channel (black curve) and 280 nm channel (red curve).

The degradation of VFETs under high drain voltage has also been investigated.^[75] The device was submitted to a step stress test in which the drain voltage has been increased by 20 V every 120 s, with $V_{\text{GS}} = 0$ V. At the end of each step, a DC characterization was performed. The results are shown in **Figure 16**: a small positive V_{TH} shift and negligible variations in on-resistance are induced by high drain bias. The VFET shows a good stability up to 280 V (the device under test is optimized for 200 V operation).

Ruzzarin et al.^[74] reported the analysis of the degradation process that occurs when the VFETs are submitted to high drain voltage in off-state ($V_{\text{GS}} = 0$ V). The gate current has been monitored during a constant voltage stress experiments at 300 V: a catastrophic failure was reached after 2 h of stress, and consists in a rapid increase in the gate leakage current. By means of 2D simulations of the electric field within the device submitted to high drain voltage, the peak of the electric field was found again to be located at the edge of the gate.




Figure 15. Simulation of the electric field when the device is at 5 V. The peak of the electric field is located at the corner of the dielectric independently of the channel width. Devices with shorter channel width have higher peak of the electric field. Values of the field may be overestimated due to the fact that square corners were used in the simulations.




Figure 16. Gate and drain currents measured during the step stress at high drain voltage. Inset: $I_D V_G$ performed at each step of the drain step stress.

5. Conclusions

In conclusions, we have summarized recent case studies in the field of GaN vertical power devices. The results indicate the existence of a set of degradation processes that do not constitute fundamental limits, and can be solved through a careful optimization of device structure. The study of GaN vertical devices is still at the early phase: a significant progress in this field will be possible through extensive research, and will open the way to this revolutionary technology.

Acknowledgements

This research activity was partly funded by project “Novel vertical GaN-devices for next generation power conversion”, NoveGaN (University of Padova), through the STARS CoG Grants call. T.P. and M.S. acknowledge the partial funding support of the ARPA-E Switches

program. The GaN p–n diodes were developed under the ARPA-E SWITCHES project at Cornell University, which made use of the Cornell Nanoscale Science and Technology Facilities (CNF) sponsored by the NSF NNCI program (ECCS-1542081), and the Cornell Center for Materials Research Shared Facilities which are supported through the NSF MRSEC program (DMR-1719875) as well as NSF MRI-1338010.

Conflict of Interest

The authors declare no conflict of interest.

Keywords

defects, degradation, GaN, reliability, vertical

Received: September 10, 2019
Revised: November 19, 2019
Published online: January 22, 2020

- [1] Available online at <https://www.transphormusa.com/en/document/datasheet-tp90h180ps-900v-gan-fet/> (accessed: January 2020).
- [2] G. Meneghesso, M. Meneghini, D. Bisi, I. Rossetto, A. Cester, U. K. Mishra, E. Zanoni, *Semicond. Sci. Technol.* **2013**, *28*.
- [3] S. Karmalkar, M. S. Shur, G. Simin, M. A. Khan, *IEEE Trans. Electron Devices* **2005**, *52*, 2534s.
- [4] T. Mizoguchi, T. Naka, Y. Tanimoto, Y. Okada, W. Saito, M. Miura-Mattausch, H. J. Mattausch, in *Proc. Int. Symp. Power Semicond. Devices ICs*, Vol. 2016, IEEE, Prague, Czech Republic **2016**, pp. 267–270.
- [5] Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, M. Yanagihara, T. Ueda, T. Tanaka, D. Ueda, *IEEE Trans. Electron Devices* **2007**, *54*, 3393.
- [6] https://industrial.panasonic.com/content/data/SC/ds/ds8/c2/FLY000074_EN.pdf (accessed: January 2020).
- [7] T. Oka, *Jpn. J. Appl. Phys.* **2019**, *58*.

- [8] I. C. Kizilyalli, A. P. Edwards, H. Nie, D. Bour, T. Prunty, D. Disney, *IEEE Electron Device Lett.* **2014**, *35*, 247.
- [9] I. C. Kizilyalli, A. P. Edwards, O. Aktas, T. Prunty, D. Bour, *IEEE Trans. Electron Devices* **2015**, *62*, 414.
- [10] I. C. Kizilyalli, T. Prunty, O. Aktas, *IEEE Electron Device Lett.* **2015**, *36*, 1073.
- [11] N. Man, Y. Yee, Y. Li, E. Yi, *Vacuum* **2015**, *118*, 59.
- [12] I. C. Kizilyalli, P. Bui-quang, D. Disney, H. Bhatia, O. Aktas, *Microelectron. Reliab.* **2015**, *55*, 1654.
- [13] M. Sun, Y. Zhang, T. Palacios, in *Workshop on Wide Bandgap Power Devices and Applications (WiPDA)* **2016**.
- [14] A. M. Armstrong, A. A. Allerman, A. J. Fischer, M. P. King, M. S. Van Heukelom, M. W. Moseley, R. J. Kaplar, J. J. Wierer, M. H. Crawford, J. R. Dickerson, *Electron. Lett.* **2016**, *52*, 1170.
- [15] X. Zou, X. Zhang, S. Member, X. Lu, C. W. Tang, K. M. Lau, *IEEE Electron Device Lett.* **2016**, *37*, 636.
- [16] T. Oka, T. Ina, Y. Ueno, J. Nishii, in *Proc. of the 2016 28th Int. Symp. on Power Semiconductor Devices and ICs (ISPSD)*, IEEE, Prague, Czech Republic **2016**, pp. 459–462.
- [17] W. Li, S. Chowdhury, *Phys. Status Solidi A* **2016**, *2720*, 2714.
- [18] T. J. Anderson, J. D. Greenlee, B. N. Feigelson, J. K. Hite, F. J. Kub, K. D. Hobart, *ECS J. Solid State Sci. Technol.* **2016**, *5*, 176.
- [19] M. Ueno, S. Yoshimoto, K. Ishihara, M. Okada, K. Sumiyoshi, H. Hirano, F. Mitsuhashi, Y. Yoshizumi, T. Ishizuka, and M. Kiyama, in *Proc. of the Int. Symp. on Power Semiconductor Devices and ICs* **2014**, pp. 309–312.
- [20] J. R. Dickerson, A. A. Allerman, B. N. Bryant, A. J. Fischer, M. P. King, M. W. Moseley, A. M. Armstrong, R. J. Kaplar, I. C. Kizilyalli, O. Aktas, J. J. Wierer, S. Member, *IEEE Trans. Electron Devices* **2016**, *63*, 419.
- [21] J. Du, D. Liu, Z. Bai, N. Chen, Q. Yu, *J. Comput. Electron.* **2016**, *15*, 1334.
- [22] K. M. L. Xu Zhang, X. Zou, X. Lu, C. W. Tang, *IEEE Trans. Electron Devices* **2017**, *64*, 809.
- [23] M. Sun, S. Member, Y. Zhang, S. Member, X. Gao, *IEEE Electron Device Lett.* **2017**, *38*, 509.
- [24] Y. Zhang, S. Member, D. Piedra, S. Member, M. Sun, S. Member, J. Hennig, A. Dadgar, *IEEE Electron Device Lett.* **2017**, *38*, 248.
- [25] Z. Guo, C. Hitchcock, T. Sing, P. Chow, *Phys. Status Solidi A* **2017**, *214*, 1.
- [26] H. Fu, X. Huang, H. Chen, Z. Lu, X. Zhang, Y. Zhao, *IEEE Electron Device Lett.* **2017**, *38*, 763.
- [27] C. Gupta, C. Lund, S. H. Chan, A. Agarwal, J. Liu, Y. Enatsu, S. Keller, U. K. Mishra, *IEEE Electron Device Lett.* **2017**, *38*, 353.
- [28] D. Ji, W. Li, S. Chowdhury, *IEEE Trans. Electron Devices* **2018**, *65*, 4271.
- [29] J. Hu, Y. Zhang, M. Sun, D. Piedra, N. Chowdhury, T. Palacios, *Mater. Sci. Semicond. Proc.* **2018**, *78*, 75.
- [30] T. Oka, Y. Ueno, T. Ina, K. Hasegawa, *Appl. Phys. Express* **2014**, *7*, 021002.
- [31] E. B. Treidel, O. Hilt, J. Stöver, V. Hoffmann, F. Brunner, K. Ickert, S. Hochheim, F. Naumann, H. Gargouri, B. Martinez, M. Weyers, J. Würfl, *Phys. Status Solidi A* **2018**, *215*.
- [32] W. Li, K. Nomoto, K. Lee, S. Islam, Z. Hu, M. Zhu, X. Gao, M. Pilla, D. Jena, H. G. Xing, *IEEE Trans. Electron Devices* **2018**, *65*, 2558.
- [33] W. Li, K. Nomoto, K. Lee, S. M. Islam, Z. Hu, M. Zhu, X. Gao, J. Xie, M. Pilla, D. Jena, H. G. Xing, *Appl. Phys. Lett.* **2018**, *113*, 1.
- [34] S. Kotzea, A. Debal, M. Heuken, H. Kalisch, A. Vescan, *IEEE Trans. Electron Devices* **2018**, *65*, 5329.
- [35] R. A. Khadar, C. Liu, L. Zhang, P. Xiang, K. Cheng, E. Matioli, *IEEE Electron Device Lett.* **2018**, *39*, 401.
- [36] O. Slobodyan, T. Smith, J. Flicker, S. Sandoval, C. Matthews, M. Van Heukelom, R. Kaplar, S. Atcity, *MRS Commun.* **2018**, *8*, 1.
- [37] D. Ji, A. Agarwal, H. Li, W. Li, S. Keller, S. Chowdhury, *IEEE Electron Device Lett.* **2018**, *39*, 863.
- [38] R. Tanaka, S. Takashima, K. Ueno, H. Matsuyama, M. Edo, K. Nakagawa, in *Proc. Int. Symp. on Growth of III-Nitrides ISGN-7*, Warsaw, Poland **2018**, p. 2018.
- [39] H. Ohta, K. Hayashi, F. Horikiri, T. Nakamura, T. Mishima, *Jpn. J. Appl. Phys.* **2018**, *57*, 04FG09.
- [40] Y. Zhang, M. Sun, J. Perozek, Z. Liu, A. Zubair, D. Piedra, N. Chowdhury, X. Gao, K. Shepard, T. Palacios, *IEEE Electron Device Lett.* **2019**, *40*, 75.
- [41] H. Ohta, N. Kaneda, F. Horikiri, Y. Narita, T. Yoshida, *IEEE Electron Device Lett.* **2015**, *36*, 1180.
- [42] W. Li, M. D. Brubaker, B. T. Spann, K. A. Bertness, P. Fay, *IEEE Electron Device Lett.* **2018**, *39*, 184.
- [43] D. Ji, A. Agarwal, W. Li, S. Keller, S. Chowdhury, *IEEE Trans. Electron Devices* **2018**, *65*, 483.
- [44] D. Shibata, R. Kajitani, H. Handa, N. Shiozaki, S. Ujita, M. Ogawa, K. Tanaka, S. Tamura, T. Hatsuda, M. Ishida, T. Ueda, in *Gallium Nitride Materials and Devices XIII*, Vol. 10532, SPIE, San Francisco, CA, USA **2018**, p. 36.
- [45] W. Li, M. Zhu, K. Nomoto, Z. Hu, X. Gao, M. Pilla, D. Jena, H. G. Xing, in *Proc. of the Int. Symp. on Power Semiconductor Devices and ICs*, IEEE, Chicago, IL, USA **2018**, pp. 228–231.
- [46] C. Liu, R. A. Khadar, and E. Matioli, in *Proc. of the Int. Symp. on Power Semiconductor Devices and ICs*, IEEE, Chicago, IL, USA **2018**, pp. 240–243.
- [47] J. Wang, L. Cao, J. Xie, E. Beam, R. McCarthy, C. Youtsey, P. Fay, *Appl. Phys. Lett.* **2018**, *113*, 1.
- [48] H. Fukushima, S. Usami, M. Ogura, Y. Ando, A. Tanaka, M. Deki, M. Kushimoto, S. Nitta, Y. Honda, H. Amano, *Appl. Phys. Express* **2019**, *12*, 8.
- [49] C. De Santi, E. Fabris, K. Nomoto, Z. Hu, W. Li, X. Gao, D. Jena, H. G. Xing, G. Meneghesso, M. Meneghini, E. Zanoni, in *Technical Digest – Int. Electron Devices Meeting, IEDM*, Vol. 2018-December, IEEE, San Francisco, CA, USA **2019**, pp. 30.2.1–30.2.4.
- [50] E. Fabris, C. De Santi, A. Caria, K. Nomoto, Z. Hu, W. Li, X. Gao, D. Jena, H. G. Xing, G. Meneghesso, E. Zanoni, M. Meneghini, *IEEE Trans. Electron Devices* **2019**, *66*, 4597.
- [51] Y. Zhang, M. Sun, D. Piedra, J. Hu, Z. Liu, Y. Lin, X. Gao, K. Shepard, T. Palacios, in *2017 IEEE Int. Electron Devices Meeting (IEDM)*, IEEE, San Francisco, CA, USA **2017**, pp. 9.2.1–9.2.4.
- [52] M. Xiao, X. Gao, T. Palacios, Y. Zhang, *Appl. Phys. Lett.* **2019**, *114*, 2.
- [53] Y. Zhang, S. Member, M. Sun, S. Member, H. Wong, Y. Lin, S. Member, P. Srivastava, C. Hatem, M. Azize, D. Piedra, S. Member, L. Yu, S. Member, *IEEE Trans. Electron Devices* **2015**, *62*, 2155.
- [54] E. B. Treidel, O. Hilt, M. Wolf, L. Schellhase, A. Thies, J. Würfl, *Mater. Sci. Semicond. Process.* **2019**, *91*, 146.
- [55] A. Sandupatla, S. Arulkumaran, G. I. Ng, K. Ranjan, M. Deki, S. Nitta, Y. Honda, H. Amano, *AIP Adv.* **2019**, *9*.
- [56] R. M. Abdul Khadar, C. Liu, R. Soleimanzadeh, E. Matioli, *IEEE Electron Device Lett.* **2019**, *40*, 443.
- [57] D. Ji, S. Chowdhury, *IEEE Trans. Electron Devices* **2015**, *62*, 2571.
- [58] O. Aktas, I. C. Kizilyalli, *IEEE Electron Device Lett.* **2015**, *36*, 890.
- [59] T. Kachi, in *IEEE Electron Device Meeting IEDM 2015 Technical Digest*, IEEE, San Francisco, CA, USA **2015**, pp. 410–413.
- [60] T. J. Anderson, J. D. Greenlee, B. Feigelson, J. K. Hite, K. D. Hobart, F. J. Kub, *ECS Trans.* **2015**, *69*, 99.
- [61] Y. Saitoh, K. Sumiyoshi, M. Okada, T. Horii, T. Miyazaki, H. Shiomi, M. Ueno, K. Katayama, M. Kiyama, T. Nakamura, *Appl. Phys. Express* **2010**, *3*, 081001.
- [62] K. Nomoto, T. Nakamura, Y. Hatakeyama, H. Katayose, N. Kaneda, T. Mishima, *Phys. Status Solidi A* **2011**, *208*, 1535.
- [63] Y. Zhang, A. Dadgar, T. Palacios, *J. Phys. D: Appl. Phys.* **2018**, *51*, 273001.

- [64] Y. Zhang, M. Sun, D. Piedra, M. Azize, X. Zhang, T. Fujishima, T. Palacios, *IEEE Electron Device Lett.* **2014**, *35*, 618.
- [65] C. Liu, R. Abdul Khadar, E. Matioli, *IEEE Electron Device Lett.* **2018**, *39*, 1034.
- [66] C. Liu, R. Abdul Khadar, E. Matioli, *IEEE Electron Device Lett.* **2018**, *39*, 71.
- [67] Y. Zhang, M. Yuan, N. Chowdhury, K. Cheng, T. Palacios, *IEEE Electron Device Lett.* **2018**, *39*, 715.
- [68] F. Yu, K. Stempel, M. F. Fatahilah, H. Zhou, F. Romer, A. Bakin, B. Witzigmann, H. W. Schumacher, H. S. Wasisto, A. Waag, *IEEE Trans. Electron Devices* **2018**, *65*, 2439.
- [69] H. G. Xing, B. Song, M. Zhu, Z. Hu, M. Qi, K. Nomoto, D. Jena, in *2015 73rd Annu. Device Research Conf. (DRC)*, IEEE, Columbus, OH, USA **2015**, pp. 51–52.
- [70] W. Li, K. Nomoto, A. Sundar, K. Lee, M. Zhu, Z. Hu, E. Beam, J. Xie, M. Pilla, X. Gao, S. Rouvimov, D. Jena, H. G. Xing, *Jpn. J. Appl. Phys.* **2019**, *58*, SCCD15.
- [71] X. Zou, X. Zhang, X. Lu, C. W. Tang, K. M. Lau, *IEEE Electron Device Lett.* **2016**, *37*, 1158.
- [72] E. Fabris, M. Meneghini, C. De Santi, Z. Hu, W. Li, K. Nomoto, X. Gao, D. Jena, H. G. Xing, G. Meneghesso, E. Zanoni, *Microelectron. Reliab.* **2018**, *90*, 568.
- [73] M. Ruzzarin, M. Meneghini, D. Bisi, M. Sun, T. Palacios, G. Meneghesso, E. Zanoni, *IEEE Trans. Electron Devices* **2017**, *64*, 316.
- [74] M. Ruzzarin, M. Meneghini, C. De Santi, M. Sun, T. Palacios, G. Meneghesso, E. Zanoni, *Microelectron. Reliab.* **2018**, *88–90*, 620.
- [75] M. Ruzzarin, M. Meneghini, C. De Santi, G. Meneghesso, E. Zanoni, M. Sun, T. Palacios, in *IEEE Int. Reliability Physics Symp. Proc.*, Vol. 2018, IEEE, Burlingame, CA, USA **2018**, pp. 4B.11–4B.15.
- [76] M. Ruzzarin, C. De Santi, F. Chiochetta, M. Sun, T. Palacios, E. Zanoni, G. Meneghesso, M. Meneghini, *Microelectron. Reliab.* **2019**, *100–101*, 113488.
- [77] K. Nomoto, B. Song, Z. Hu, M. Zhu, M. Qi, N. Kaneda, T. Mishima, T. Nakamura, D. Jena, H. G. Xing, *IEEE Electron Device Lett.* **2016**, *37*, 161.
- [78] Z. Hu, K. Nomoto, B. Song, M. Zhu, M. Qi, M. Pan, X. Gao, V. Protasenko, D. Jena, H. G. Xing, *Appl. Phys. Lett.* **2015**, *107*.
- [79] K. Nomoto, Z. Hu, B. Song, M. Zhu, M. Qi, R. Yan, V. Protasenko, E. Imhoff, J. Kuo, N. Kaneda, T. Mishima, T. Nakamura, D. Jena, H. G. Xing, in *Technical Digest – Int. Electron Devices Meeting, IEDM*, Vol. 2016, IEEE, Washington, DC, USA **2015**, pp. 9.7.1–9.7.4.
- [80] M. Meneghini, L. R. Trevisanello, G. Meneghesso, E. Zanoni, *IEEE Trans. Device Mater. Reliab.* **2008**, *8*, 323.
- [81] A. Castiglia, J. F. Carlin, N. Grandjean, *Appl. Phys. Lett.* **2011**, *98*, 1.
- [82] K. Orita, M. Meneghini, H. Ohno, N. Trivellin, N. Ikeda, S. Takigawa, M. Yuri, T. Tanaka, E. Zanoni, G. Meneghesso, *IEEE J. Quantum Electron.* **2012**, *48*, 1169.
- [83] S. Tomiya, T. Hino, S. Goto, M. Takeya, M. Ikeda, *IEEE J. Sel. Top. Quantum Electron.* **2004**, *10*, 1277.
- [84] C. E. Dreyer, A. Alkauskas, J. L. Lyons, J. S. Speck, C. G. Van De Walle, *Appl. Phys. Lett.* **2016**, *108*.
- [85] M. Qi, K. Nomoto, M. Zhu, Z. Hu, Y. Zhao, B. Song, G. Li, P. Fay, H. Xing, D. Jena, in *Device Research Conf. – Conf. Digest, DRC*, Vol. 2015, IEEE, Columbus, OH, USA, **2015**, pp. 31–32.
- [86] W. L. An Guo, R. S. Huang, L. Z. Zheng, Y. C. Song, *IEEE Trans. Electron Devices* **1987**, *34*, 1788.
- [87] P. C. Chao, M. Shur, M. Y. Kao, B. R. Lee, *IEEE Trans. Electron Devices* **1992**, *39*, 738.
- [88] M. Qi, K. Nomoto, Y. M. Hsin, *IEEE Trans. Device Mater. Reliab.* **2006**, *6*, 42.
- [89] J. Osaka, Y. Ohno, S. Kishimoto, K. Maezawa, T. Mizutani, *Appl. Phys. Lett.* **2005**, *87*, 1.
- [90] M. Meneghini, C. De Santi, T. Ueda, T. Tanaka, D. Ueda, E. Zanoni, G. Meneghesso, *IEEE Electron Device Lett.* **2012**, *33*, 375.
- [91] M. Caesar, M. Dammann, V. Polyakov, P. Waltereit, W. Bronner, M. Baeumler, R. Quay, M. Mikulla, O. Ambacher, in *IEEE Int. Reliability Physics Symp. Proc.*, IEEE, Anaheim, CA, USA **2012**, pp. CD 6.1–CD 6.5.
- [92] K. Tanaka, M. Ishida, T. Ueda, T. Tanaka, *Jpn. J. Appl. Phys.* **2013**, *52*, 1.
- [93] D. V. Lang, *J. Appl. Phys.* **1974**, *45*, 3023.
- [94] M. Sun, M. Pan, X. Gao, T. Palacios, in *Device Research Conf. – Conf. Digest, DRC*, Vol. 2016, IEEE, Newark, DE, USA **2016**, pp. 3–4.
- [95] A. Pérez-Tomás, M. Placidi, X. Perpiñà, A. Constant, P. Godignon, X. Jordà, P. Brosselard, J. Millán, *J. Appl. Phys.* **2009**, *105*.
- [96] D. M. Fleetwood, P. S. Winokur, R. A. Reber, T. L. Meisenheimer, J. R. Schwank, M. R. Shaneyfelt, L. C. Riewe, *J. Appl. Phys.* **1993**, *73*, 5058.
- [97] J.-M. Kim, S. J. Lim, T. Nam, D. Kim, H. Kim, *J. Electrochem. Soc.* **2011**, *158*, J150.
- [98] B. L. Swenson, U. K. Mishra, *J. Appl. Phys.* **2009**, *106*, 1.
- [99] R. Yeluri, X. Liu, B. L. Swenson, J. Lu, S. Keller, U. K. Mishra, *J. Appl. Phys.* **2013**, *114*.