

# Breakdown Mechanisms in $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Trench-MOS Schottky-Barrier Diodes

Taylor Moule<sup>1</sup>, Stefano Dalcanale<sup>1</sup>, *Member, IEEE*, Akhil S. Kumar, Michael J. Uren<sup>1</sup>, *Senior Member, IEEE*, Wenshen Li<sup>1</sup>, *Member, IEEE*, Kazuki Nomoto, *Member, IEEE*, Debdeep Jena<sup>2</sup>, *Senior Member, IEEE*, Huili Grace Xing<sup>2</sup>, *Senior Member, IEEE*, and Martin Kuball<sup>1</sup>, *Fellow, IEEE*

**Abstract**—The breakdown mechanisms of  $>1$  kV  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench-MOS Schottky-barrier (SB) diodes (SBDs) are investigated during step-stressed voltage measurements. We demonstrate the use of current leakage noise to characterize leakage mechanisms. Comparing the normalized current noise characteristics of a set of trench-MOS SBDs to a metal-oxide-semiconductor capacitor (MOS-CAP) and a planar SBD test structure, the origin of two leakage mechanisms can be discerned. At low biases, leakage is dominated by barrier tunneling at the SB interface. At higher biases, non-reversible soft-breakdown events are observed, with a sharp increase in leakage current associated with breakdown at the oxide interface. Beyond these non-reversible soft-breakdown events, localized Al<sub>2</sub>O<sub>3</sub> leakage paths dominate the leakage noise signature. Changes in the dominant leakage mechanism, under reverse bias stress, have implications for the voltage ratings and lifetimes of reduced surface electric field (RESURF) devices that incorporate oxide layers for enhanced breakdown fields.

**Index Terms**—Breakdown mechanisms, current noise, degradation, Ga<sub>2</sub>O<sub>3</sub>, MOS-CAP, Schottky diodes, trench-MOS, vertical power devices.

Manuscript received October 4, 2021; revised November 22, 2021; accepted November 23, 2021. Date of publication December 21, 2021; date of current version December 29, 2021. This work was supported in part by the AFOSR/Cornell Center of Excellence AFOSR under Grant FA9550-18-1-0529 and Grant FA9550-20-1-0148, in part by CNF and CCMR Shared Facilities sponsored through the NSF NNCI program under Grant ECCS-1542081, in part by MRSEC program under Grant DMR-1719875, in part by MRI under Grant DMR-1338010. The work of Taylor Moule was supported by the Engineering and Physical Sciences Research Council (EPSRC) and the Center for Doctoral Training in Condensed Matter Physics (CDT-CMP), under Grant EP/L015544/1. The work of Martin Kuball was supported by the Royal Academy of Engineering under the Chair in Emerging Technologies scheme. The review of this article was arranged by Editor M. Meneghini. (*Corresponding author: Taylor Moule.*)

Taylor Moule, Stefano Dalcanale, Akhil S. Kumar, Michael J. Uren, and Martin Kuball are with the Center for Device Thermography and Reliability, University of Bristol, Bristol BS8 1TL, U.K. (e-mail: tm17402@bristol.ac.uk; martin.kuball@bristol.ac.uk).

Wenshen Li and Kazuki Nomoto are with the School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853 USA (e-mail: wl552@cornell.edu).

Debdeep Jena and Huili Grace Xing are with the Department of Materials Science and Engineering, School of Electrical and Computer Engineering, Kavli Institute at Cornell for Nanoscale Science, Cornell University, Ithaca, NY 14853 USA (e-mail: grace.xing@cornell.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2021.3130861>.

Digital Object Identifier 10.1109/TED.2021.3130861

## I. INTRODUCTION

$\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based devices are promising in both power and RF applications [1]. A bandgap of 4.9 eV and breakdown field of 8 MV/cm allow for high-voltage operation, beyond the capabilities of GaN and SiC [2]. Significant progress has already been made in the field of power devices, with breakdown voltages as high as 8 kV reported in lateral devices [3]. However, increasing breakdown voltage in lateral devices intrinsically reduces the current handling.

Vertical devices offer a path to realizing a high current density device, with breakdown voltages higher than that of competing wide bandgap semiconductors. As a unipolar semiconductor [4], the fabrication of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky-barrier (SB) diodes (SBDs) offers the most promising route to achieving vertical devices with high-field handling. Planar SBDs with average breakdown fields at the SB of 5.7 MV/cm and corner fields as high as 7 MV/cm have been reported [5]. Reduced surface electric field (RESURF) techniques have been successfully demonstrated in trench-MOS SBDs, to reduce the field at the SB interface of planar diodes [6].

Failure points of trench-MOS SBD structures are well understood under bias-swept conditions [7], [8]. However, it is critical to understand how OFF-state leakage mechanisms evolve under constant bias stress, as this more accurately mirrors the real-world reliable operation of the devices. In this work, we demonstrate a transition between two distinct leakage mechanisms in a trench-MOS SBD, during a step-stressed breakdown measurement. Analysis of the current noise during step-stressed measurements indicates a low-voltage leakage current through the SB, and a transition to leakage through the passivating oxide at higher voltages.

## II. EXPERIMENTAL DETAILS

Vertical trench-MOS  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs were studied with fin widths and separations ranging from 1 to 3  $\mu$ m, with a fin height of 1.1  $\mu$ m, and a drift region with a thickness of 10  $\mu$ m, as shown schematically in Fig. 1(a), with the edge-termination of the field plate shown in Fig. 1(e). Details of the device fabrication can be found in Li [7]. The trenches are lined with a 105 nm ALD Al<sub>2</sub>O<sub>3</sub> layer. A Ti/Au layer at the bottom of the substrate formed a cathode, while a Ni anode




Fig. 1. (a) Schematic of a trench-MOS  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD, with 10  $\mu\text{m}$  drift region. The fin height is 1.1  $\mu\text{m}$ , with a variable fin width ( $W_{\text{fin}}$ ) and fin separation ( $S$ ). (b) Field distribution of a diode corner, with a fin separation of 2  $\mu\text{m}$  and a fin width of 2  $\mu\text{m}$  (−1 kV applied to the anode). Peak fields were observed at bottom of trench, in the oxide corners. (c) Field-plated Planar SBD and (d) field-plated MOS-CAP structures. (e) Edge-termination of the trench-MOS SBD structure, shown in (a).

was deposited across the fin tops and conformally coated the dielectric in the trenches. The presence of the sidewall metal achieves a RESURF effect within the fins. This RESURF effect is demonstrated by the TCAD simulations shown in Fig. 1(b), simulated using SILVACO ATLAS; the peak field is shifted from the metal–semiconductor interface at the top of the fin to the oxide-coated fin corners. For all simulations, the trench bottom corner of the trench-MOS SBD was modeled as a curved surface, with the same radius of curvature for all structures. This radius of curvature was set to 200 nm, based on FIB cross-section reported in [7].

To study the breakdown of trench-MOS SBDs under reverse bias, step-stress measurements were performed, with the sample wafer submerged in Fluorinert. The anode was biased for a period of 120 s, in steps of −50 V up to breakdown. To achieve the voltage step, the anode was ramped at −0.5 V/s for a period of 100 s; this slow ramp was found to be essential to avoid early breakdown. The leakage current was measured, at each voltage plateau, via a virtual-grounded metal chuck, in contact with the cathode. A Keithley 2636B source meter was used to measure the cathode leakage current, while a Keithley 2657A 3kV source meter was used to apply a negative bias to the anode. The measurement system’s current resolution was 10 fA.

The current noise at each step of the step-stress measurement was quantified using the method previously outlined by Dalcanale [9]. Following each voltage ramp, the leakage current through the anode was sampled at a frequency of approximately 26 Hz, while the device was held at constant bias, as shown in Fig. 2. A discrete Fourier transform (DFT) of the leakage current was taken, using a Hann windowing function, as shown in the inset of Fig. 2. The sampling rate limited the upper frequency detection limit to 13 Hz, and the 120 s step duration gave a frequency resolution of 8.33 mHz. Over the frequency range 0.3–13 Hz, the DFT was divided into five equal log-frequency spaced bins. The noise power spectral density exponent,  $\alpha$ , was extracted by fitting a slope to the averaged values of each window (see inset). A window,




Fig. 2. Example of leakage current noise (for a diode fin width = 1.5  $\mu\text{m}$  and fin separation = 1.5  $\mu\text{m}$ ), with an anode bias of −1.05 kV. DFT of current noise is shown in the inset, with the position of the high pass filter ( $f_c$ ), and the log-spaced window used to extract  $i_N$  marked. A linear fit of the DFT slope is used to extract the spectral power density exponent,  $\alpha$ .


covering the range 2.9–6.2 Hz, was used to extract a noise current ( $i_N$ ), as shown in the inset of Fig. 2. The distribution of amplitudes within the central window was fitted using a Weibull distribution, with the shape factor giving the noise current  $i_N$ . To separate changes in  $i_N$  caused by device degradation from changes caused by an increase in leakage current, the normalized noise current (NNC) is used, with  $i_N$  being normalized to the averaged leakage ( $i_{\text{AV}}$ ) current during each step.

### III. RESULTS


#### A. Simulated Field Profiles

Silvaco ATLAS 2-D simulations were performed for a range of device dimensions. The bandgap of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> at 300 K was set to 4.9 eV and the electron mobility to 200  $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ . The dielectric constant of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> was set to 10 and Al<sub>2</sub>O<sub>3</sub>’s dielectric constant to 12. The models used in the simulations were Fermi–Dirac statistics and Shockley–Read–Hall statistics. Fig. 3 shows the electric field at the center of the SB interface, for fins of varying width and a fixed fin separation of 1  $\mu\text{m}$ . For fins with widths <25  $\mu\text{m}$ , the field scaling with voltage is weaker than that of a planar SBD, i.e., field clamping is observed. All devices used in this study have fin widths <3  $\mu\text{m}$ , and so we expect the RESURF effect to be present in all devices studied [7], [8].

Fig. 4 shows the impact of fin separation on the field profile across the width of a fin, with the cutline taken across the bottom of the fin, offset 1 nm below the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>–oxide interface (in the trenches). Fin separation is observed to have an insignificant effect on the peak fields close to the oxide corners, while fields in the trench bottom (either side of the fin) are observed to increase with decreasing fin separation. This suggests that fin separation should have a minimal impact on the breakdown voltage of the device over the range of fields considered.




**Fig. 3.** Simulated field-voltage scaling at the anode for fins with a constant fin separation (fin separation = 1  $\mu\text{m}$ ), and varying fin widths. The loss of sidewall clamping in wider fins is demonstrated, with the field at the center of the 25  $\mu\text{m}$  fin scaling like that of a planar interface. The red dot on the device schematic indicates the position at which the field was determined in the simulation.



**Fig. 4.** Simulated field profiles for a variety of fin separations (fin width = 2  $\mu\text{m}$ ), with the cutline taken at 1 nm below the Ga<sub>2</sub>O<sub>3</sub>-oxide interface in the bottom of the trenches on either side of the fin (indicated in the bottom left inset). The red dotted lines indicate the approximate boundaries between the bottom of the fin and the trench bottom. The peak fields are approximately constant across all geometries, with the fields below the Ga<sub>2</sub>O<sub>3</sub>-oxide interface in the trench bottoms increasing with decreasing fin separation.

### B. Leakage Current Noise Measurements

**Fig. 5** shows the leakage current of three representative trench-MOS SBDs, with differing dimensions. The leakage current is observed to increase slowly with increasing bias, for biases  $<0.5$  kV. All diodes exhibit two distinct types of soft-breakdown events. The first is characterized by reversible spikes in leakage current during a voltage step, with little change in the leakage baseline, as shown in the inset of **Fig. 5**. The second soft-breakdown behavior is characterized by a sharp increase in the leakage current between voltage



**Fig. 5.** Stepped-stress leakage characteristics of a representative set of trench-MOS SBDs. Between each voltage step, the anode is ramped over the period of 100 s (leakage here not shown). System resolution is 10 fA. The leakage current is resolution limited at biases lower than 100 V. Non-reversible soft-breakdown voltages are taken to be the first voltage at which an elevated leakage current is observed. The final voltage step defines the breakdown voltage of each device. (Inset: Leakage current of the fin width = 1.5  $\mu\text{m}$  diode at  $-0.75$  kV. A reversible soft-breakdown event, characterized by the presence of current spike, is labeled.)

steps. This jump in leakage current is non-reversible. After the non-reversible soft-breakdown event has occurred, the reversible current spikes are no longer observed. At higher voltages than that of the non-reversible soft-breakdown, hard-breakdown of the devices is observed. Hard-breakdown of the devices is characterized by a sudden increase in device current to the measurement compliance of 1 mA, with the corresponding breakdown voltage being the voltage of the final voltage step (**Fig. 5**). The hard-breakdown voltage is not observed to strongly correlate with the fin width or fin separation due to the limited number of devices tested in this study. It is expected that the breakdown will not be impacted significantly by changes to the fin separation (see **Fig. 4**), while any dependence of the breakdown voltage on fin width would only be apparent after measuring a sufficiently large number of devices, as demonstrated in [7], owing to non-uniformity in device epi-quality and processing variations [7]. There was also no strong dependence of either leakage current or soft-breakdown voltage on fin width or separation, with the variation between diodes with the same geometry being comparable to the variation between those with different geometries.

The corresponding noise analysis of the trench-MOS SBD's leakage currents, in **Fig. 5**, is shown in **Fig. 6**. The non-reversible soft-breakdown events are labeled, with the voltage defined as the first step in which an elevated leakage current is observed. Across all measured diodes, a generic behavior was observed: There is a decrease in the NNC before the non-reversible soft-breakdown event, albeit with some variation in magnitude. Following this soft-breakdown, the NNC increases, and stays approximately constant until hard-breakdown. The NNC magnitude following soft-breakdown was broadly similar for all devices.




Fig. 6. NNC for a representative set of trench-MOS SBDs. The non-reversible soft-breakdown events in each diode lead to a jump in the noise level. Points below 100 V are disregarded due to the current resolution of the system.




Fig. 7. Power spectral density exponent extracted at each voltage step, for all three diodes in Figs. 5 and 6. The voltage steps at which each non-reversible soft-breakdown event occurs are labeled. Points below 100 V are disregarded due to the current resolution of the system.

The power spectrum exponent,  $\alpha$ , is extracted at each voltage step in Fig. 5. At low voltage, all diodes exhibit an exponent of  $\sim 1$ , corresponding to  $1/f$  noise, as shown in Fig. 7. The exponent increases to a value of  $\geq 2$  before the non-reversible soft-breakdown, dropping to a value close to 1 immediately after soft-breakdown. The presence of the obvious reversible current spikes did not have a significant impact on the value of alpha at each voltage step; removing those current spikes from each step shifted  $\alpha$  by a value within error of the original value.

In order to understand the origin of the leakage current and noise current in the trench structure, we analyze possible leakage paths using both MOS-CAP structures and a planar SBD structures [Fig. 1(c) and (d)]. Using these structures, it is




Fig. 8. Stepped-stress leakage characteristics of a planar SBD, diameter =  $90 \mu\text{m}$ . Between each voltage step, the anode is ramped over the period of 100 s (leakage here not shown). The corresponding values of field are extracted from simulations, 10 nm below the semiconductor-metal interface at the center of the SBD. (Inset: Time dependence of leakage current at  $-0.75 \text{ kV}$ .)





Fig. 9. Stepped-stress leakage characteristics of a MOS-CAP structure with dimensions  $160 \times 170 \mu\text{m}$ . Between each voltage step, the anode is ramped over the period of 50 s (leakage here not shown). The corresponding values of field are extracted from simulations. (Inset: Leakage current at  $-1.25 \text{ kV}$ . Reversible soft-breakdown events, characterized by the presence of current spikes are visible throughout the measurement.)

possible to isolate the leakage behavior of the oxide layer and the SB interface. The step-stress breakdown characteristic of a planar SBD is shown in Fig. 8. The leakage current increases with each voltage step. The leakage current at  $-0.75 \text{ kV}$ , shown in the inset, is representative of the behavior at all voltage steps, with no current spikes observed. A non-reversible soft-breakdown event is not observed over the course of the measurement, with a hard-breakdown at  $-1 \text{ kV}$ .

Fig. 9 shows the breakdown characteristics of a MOS-CAP structure. Unlike the SBD structure, the leakage current of this device remains approximately constant below  $1 \text{ kV}$ . The



**Fig. 10.** NNC at each voltage step. (a) Planar SBD with a ramp time of 100 s and voltage hold of 120 s. Above 200 V, the system noise floor is reached. (b)  $160 \times 170 \mu\text{m}$  MOS-CAP structure with a ramp and hold time of 70 s.


MOS-CAP undergoes a non-reversible soft-breakdown event above 1 kV, indicated by the sharp jump in leakage current, and a hard-breakdown event, at approximately 2 kV. The current spikes, characteristic of reversible soft-breakdown, are observed for all measured MOS-CAPs (see inset). These spikes are observed for voltages  $>50$  V, with a significant increase in their frequency as the non-reversible soft-breakdown voltage is approached. They are not observed after the soft-breakdown, although they may simply be obscured by the orders of magnitude increase in the leakage current.

The NNC for both the planar SBD and the MOS-CAP structures is shown in Fig. 10. The noise current for the planar SBD decreases as voltage increases, as shown in Fig. 10(a). In contrast, for the MOS-CAP, the NNC varies around a level of approximately  $2 \times 10^{-3} \text{ Hz}^{-1}$  both before and after soft-breakdown [Fig. 10(b)]. All measured MOS-CAP structures exhibit similar behavior. We note, with reference to Fig. 3, the voltage range covered in Fig. 10(a) covers all relevant fields observed in the trench-MOS diodes. Although the hard-breakdown voltage of the  $3 \mu\text{m}$  is the lowest (Fig. 5), the breakdown field is highest, because of the stronger scaling of field with voltage in the  $3 \mu\text{m}$  fin, when compared to  $2 \mu\text{m}$  (see Fig. 3). Therefore, the highest surface field, across the SB interface, reached in Fig. 5 is  $1.35 \text{ MV/cm}$ , at  $-0.8 \text{ kV}$  for the fin width =  $3 \mu\text{m}$ , which is equivalent to  $-0.3 \text{ kV}$  for a planar SBD.

Fig. 11 shows the power spectrum density exponent  $\alpha$  as a function of voltage for the MOS-CAP structure. An increase in  $\alpha$  is observed, from  $<1$ , to approximately 1.5 before the non-reversible soft-breakdown event. After soft-breakdown,  $1/f$  noise is observed.

#### IV. DISCUSSION

The trench-MOS SBD's leakage currents (Fig. 5) can be attributed to two distinct leakage paths; leakage at the SB interface, and leakage through the trench bottom oxide corners and trench bottom oxide. Leakage through the fin side wall is unlikely as the RESURF effect reduces the fields in these regions [see Fig. 1(b)]. The NNC for the trench structure, Fig. 6, shows the presence of these two distinct noise regimes during the step-stressed measurement. In the first, from  $-0.1 \text{ kV}$  until soft-breakdown, a linear decrease in  $\log_{10}(i_N/i_{AV})$  is observed across all diodes. The second



**Fig. 11.** Power spectral density exponent extracted at each voltage step for the MOS-CAP structure. The voltage step of the non-reversible soft-breakdown event is labeled.

regime, observed after soft-breakdown, is characterized by a sharp increase in the noise current until hard-breakdown. Decomposing the trench-MOS SBD structure into constituent components, the normalized noise appears to be a composite of the behavior observed in the planar SBD and the MOS-CAP structure.

The low voltage noise behavior (below the non-reversible soft-breakdown voltage) of the trench-MOS SBD can be explained with reference to the noise current of the planar SBD structure in Fig. 10(a). The low voltage noise behavior of the trench-MOS SBDs and the noise behavior of the planar SBD are qualitatively the same, with a linear decrease in  $\log_{10}(i_N/i_{AV})$  with voltage. This suggests that in the first regime (Fig. 6), the noise and leakage currents in the trench-MOS are mediated by the bulk leakage current over the SB interface.

Simulations of the planar SBD suggest that the maximum field over the metal–semiconductor interface, far away from the device edges observed in Fig. 8, is  $2.5 \text{ MV/cm}$ . The field at the first voltage step ( $-50 \text{ V}$ ) is  $0.55 \text{ MV/cm}$ . Above  $0.2 \text{ MV/cm}$  the dominant leakage mechanism across the SB is barrier tunneling, as demonstrated by Li [10]. This leakage mechanism should lead, in the absence of barrier degradation, to a reversible leakage current. Indeed, no change or degradation was observed for multiple voltage sweeps over the range of  $0\text{--}0.4 \text{ kV}$  (not shown). The decrease in NNC as a function of voltage, observed for the planar SBD in Fig. 10(a), can be explained by the relative scaling of the noise current  $i_N$  and the leakage current.  $i_N$  was observed to increase during the measurement, but the absolute leakage current scaled more quickly. As a result, normalizing  $i_N$  to the leakage current leads to a decreasing NNC.

While the low voltage behavior of the trench-MOS SBDs can be explained with reference to the planar SBD structure, the high voltage noise behavior can be explained with reference to the MOS-CAP noise current, Fig. 10(b). Both reversible and non-reversible soft-breakdown events occur for

both structures. It seems reasonable that these events are related to a time-dependent breakdown mechanism over the oxide interface, as described in [11]. The leakage current observed before the non-reversible soft-breakdown (Fig. 9) is possibly mediated by preexisting defects in the oxide layer. Both the MOS-CAP structures and the trench-MOS SBDs exhibit non-reversible soft-breakdown events, and both have an approximately constant NNC after these events. This suggests that the non-reversible soft-breakdown event in the trench structures is related to a change in the dominant leakage path, from the SB interface at lower voltages to a newly seeded leakage path in the oxide layer at higher voltages.

The seeding of highly resistive soft-breakdown paths in oxide layers has been previously discussed by Degraeve [12]. Degradation of this type is consistent with the jump in NNC after the non-reversible soft-breakdown events shown in Fig. 6. An increase in NNC suggests that any increase in leakage current is preferentially confined to a localized leakage path, as opposed to an increase in the number of leakage paths [13]. A transition from bulk leakage at the SB interface to leakage through a leakage path in the oxide represents a transition to a more localized current path with a correspondingly smaller number of fluctuators responsible for the noise. Hence there is an increase in the fractional change in current associated with changes in trap occupancy and an increase in the NNC.

Degradation of the oxide layer is furthermore supported by the change in the power spectral density exponent during the breakdown measurements of trench-MOS SBD, Fig. 7. The value of  $\alpha = 1$  at low voltages is indicative of  $1/f$  noise associated with uncorrelated bulk leakage across an interface [14]. This value was then observed to increase from  $\alpha = 1$  to  $\alpha = 2$  before the non-reversible soft-breakdown event. In this region, reversible soft-breakdown current spikes are observed as seen in Figs. 5 and 9 inserts. We note that the FFT of an impulse has  $\alpha = 2$ , so the increase in  $\alpha$  is consistent with the presence of multiple current spikes. The fact that  $\alpha$  was unchanged by the removal of the obvious spikes would suggest the presence of multiple impulse (reversible soft-breakdown) events on a timescale too short to be resolved in the measurement. These spikes and soft-breakdown events are absent in the planar SBD, but present for the MOS-CAP breakdown measurements (Fig. 9). Following the irreversible soft-breakdown  $\alpha = 1$ , and is consistent with the permanent degradation of the oxide layer via the formation of a percolation path, as discussed in [12] and [13]. A similar behavior is observed in the MOS-CAP structure, Fig. 11, while the value of  $\alpha$  is approximately 1 for the planar SBD structure throughout the measurement.

The hard-breakdown of the MOS-CAP structure occurs at a voltage of approximately 2 kV, which corresponds to a field of 3.3 MV/cm in the bulk of the oxide (Fig. 9). Similar breakdown voltages/fields were observed across all measured MOS-CAP structures. This is lower than the oxide breakdown field consistently observed at the device field corners described by Li [7], during swept-voltage breakdown measurements of trench-MOS diodes. This discrepancy can be explained by a degradation of the oxide under high bias stress. The stepped

stress measurements performed in this study subjected the oxide layer in each device to a prolonged bias stress, when compared to breakdown measurements in which the voltage is swept at a constant rate [7]. This prolonged bias stressing will lead to charging and defect creation in the oxide, triggering premature breakdown.

While the RESURF effect significantly enhances the breakdown voltages of these trench-MOS SBDs, the transition of the leakage mechanism under prolonged bias stress ultimately leads to device failure. The design and deposition of the dielectric layer in these devices require careful consideration to avoid a significant reduction in the operating voltages of real-world devices. This challenge is fundamental in all devices employing MOS/MIS junctions to implement RESURF effect (i.e., field plating and junction termination extension technologies), including both lateral devices such as high electron-mobility transistors and vertical devices such as trench SBDs [3], [5], [8]. Li [15] and Allerstam *et al.* [16] argued that the challenge of managing high electric fields is particularly acute in (ultra)wide bandgap semiconductors, insofar that the semiconductor can sustain an electric field higher than the practical electric field in the insulator. For example, considering the breakdown field of a widely used wide bandgap semiconductor and dielectric, the practical achievable field in GaN is  $\sim 3$  MV/cm versus  $\sim 2$  MV/cm in SiO<sub>2</sub> (including the effect of TDDDB). One way to cope with this challenge is to develop Schottky or p-n junctions with sufficiently high energy barriers [17], [18], for instance, a barrier height of  $>2.5$  eV for Ga<sub>2</sub>O<sub>3</sub> is necessary to reach 6 MV/cm in Ga<sub>2</sub>O<sub>3</sub>. Schottky or p-n junctions allow the current to flow through the junction without undergoing TDDDB as in a MOS/MIS junction, therefore, presenting an attractive solution to this challenge [16].

## V. CONCLUSION

In this work, we have demonstrated that, under bias stressing of trench-MOS  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs, the dominant leakage mechanism transitions from the SB to a degraded Al<sub>2</sub>O<sub>3</sub> dielectric layer. This has significant implications for the applications and suitable voltage range for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench-MOS SBDs. The higher achievable breakdown voltage afforded by the RESURF technique introduces potentially life-limiting fields in the Al<sub>2</sub>O<sub>3</sub>. This merits further investigation into the mean time to failure of such structures, for more realistic upper voltage limits. This study highlights the importance to develop suitable MOS/MIS junctions, as well as high-barrier Schottky and p-n junctions in (ultra)wide bandgap semiconductors to harness the high field afforded by these materials.

## REFERENCES

- [1] M. Higashiwaki and G. H. Jessen, "Guest editorial: The dawn of gallium oxide microelectronics," *Appl. Phys. Lett.*, vol. 112, no. 6, Feb. 2018, Art. no. 060401, doi: [10.1063/1.5017845](https://doi.org/10.1063/1.5017845).
- [2] G. Jessen *et al.*, "Gallium oxide technologies and applications," in *Proc. IEEE Compound Semiconductor Integr. Circuit Symp. (CSICS)*, Oct. 2017, pp. 1–4, doi: [10.1109/CSICS.2017.8240464](https://doi.org/10.1109/CSICS.2017.8240464).
- [3] S. Sharma, "Field-plated lateral Ga<sub>2</sub>O<sub>3</sub> MOSFETs with polymer," *Ieee Electron Device Lett. Lett.*, vol. 41, no. 6, pp. 8–11, Jun. 2020, doi: [10.1109/LED.2020.2991146](https://doi.org/10.1109/LED.2020.2991146).

- [4] B. E. Kananen, "Self-trapped holes in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> crystals," *J. Appl. Phys.*, vol. 122, no. 21, pp. 1–6, Dec. 2017, doi: [10.1063/1.5007095](https://doi.org/10.1063/1.5007095).
- [5] Z. Xia, "Metal/BaTiO<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> dielectric heterojunction diode with 5.7 MV/cm breakdown field," *Appl. Phys. Lett.*, vol. 115, no. 25, pp. 1–4, Dec. 2019, doi: [10.1063/1.5130669](https://doi.org/10.1063/1.5130669).
- [6] W. Li, "1230 V  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench Schottky barrier diodes with an ultra-low leakage current of  $<1 \mu\text{A}/\text{cm}^2$ ," *Appl. Phys. Lett.*, vol. 113, no. 20, pp. 2–7, Nov. 2018, doi: [10.1063/1.5052368](https://doi.org/10.1063/1.5052368).
- [7] W. Li *et al.*, "2.44 kV Ga<sub>2</sub>O<sub>3</sub> vertical trench Schottky barrier diodes with very low reverse leakage current," in *IEDM Tech. Dig.*, Dec. 2018, pp. 8.5.1–8.5.4, doi: [10.1109/IEDM.2018.8614693](https://doi.org/10.1109/IEDM.2018.8614693).
- [8] W. Li, K. Nomoto, Z. Hu, D. Jena, and H. G. Xing, "Guiding principles for trench Schottky barrier diodes based on ultrawide bandgap semiconductors: A case study in Ga<sub>2</sub>O<sub>3</sub>," *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 3938–3947, Oct. 2020, doi: [10.1109/TED.2020.3003292](https://doi.org/10.1109/TED.2020.3003292).
- [9] S. Dalcanale *et al.*, "Noise analysis of the leakage current in time-dependent dielectric breakdown in a GaN SLCFET," *IEEE Trans. Electron Devices*, vol. 68, no. 5, pp. 2220–2225, May 2021, doi: [10.1109/TED.2021.3064793](https://doi.org/10.1109/TED.2021.3064793).
- [10] W. Li, "Thermionic emission or tunneling? The universal transition electric field for ideal Schottky reverse leakage current: A case study in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 117, no. 22, pp. 1–6, Nov. 2020, doi: [10.1063/5.0029348](https://doi.org/10.1063/5.0029348).
- [11] D. Kikuta, T. Narita, K. Kutsuki, T. Uesugi, and T. Kachi, "Reliability evaluation of Al<sub>2</sub>O<sub>3</sub>D deposited by ozone-based atomic layer deposition on dry-etched n-type GaN," *Jpn. J. Appl. Phys.*, vol. 52, no. 8S, Aug. 2013, Art. no. 08JN19, doi: [10.7567/JJAP.52.08JN19](https://doi.org/10.7567/JJAP.52.08JN19).
- [12] R. Degraeve, B. Kaczer, and G. Groeseneken, "Degradation and breakdown in thin oxide layers: Mechanisms, models and reliability prediction," *Microelectron. Rel.*, vol. 39, no. 10, pp. 1445–1460, Oct. 1999, doi: [10.1016/S0026-2714\(99\)00051-7](https://doi.org/10.1016/S0026-2714(99)00051-7).
- [13] N. Raghavan, K. L. Pey, and D. D. Frey, "Noise-based prognostic design for real-time degradation analysis of nanodevice dielectric breakdown," in *Proc. Annu. Rel. Maintainability Symp. (RAMS)*, Jan. 2013, pp. 1–7, doi: [10.1109/RAMS.2013.6517656](https://doi.org/10.1109/RAMS.2013.6517656).
- [14] M. J. Kirton and M. J. Uren, "Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency ( $1/f$ ) noise," *Adv. Phys.*, vol. 38, no. 4, pp. 367–468, Jan. 1989, doi: [10.1080/00018738900101122](https://doi.org/10.1080/00018738900101122).
- [15] W. Li, "Advanced concepts in Ga<sub>2</sub>O<sub>3</sub> power and RF devices," in *Semiconductors and Semimetals*, vol. 107, Y. Zhao and Z. Mi, Eds. Amsterdam, Netherlands: Elsevier, 2021, pp. 23–47.
- [16] F. Allerstam *et al.*, "APL materials roadmap- $\beta$ -gallium oxide power electronics," *Appl. Phys. Lett. Mater.*, 2022.
- [17] W. Li, D. Saraswat, Y. Long, K. Nomoto, D. Jena, and H. G. Xing, "Near-ideal reverse leakage current and practical maximum electric field in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes," *Appl. Phys. Lett.*, vol. 116, no. 19, May 2020, Art. no. 192101, doi: [10.1063/5.0007715](https://doi.org/10.1063/5.0007715).
- [18] D. Saraswat, W. Li, K. Nomoto, D. Jena, and H. G. Xing, "Very high parallel-plane surface electric field of 4.3 MV/cm in Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes with PtO<sub>x</sub> contacts," in *Proc. Device Res. Conf. (DRC)*, Jun. 2020, pp. 1–2, doi: [10.1109/DRC50226.2020.9135177](https://doi.org/10.1109/DRC50226.2020.9135177).