Gate-Recessed Enhancement-Mode InAlN/AlN/GaN HEMTs With 1.9-A/mm Drain Current Density and 800-mS/mm Transconductance

Ronghua Wang, Paul Saunier, *Senior Member, IEEE*, Xiu Xing, *Student Member, IEEE*, Chuanxin Lian, *Member, IEEE*, Xiang Gao, Shiping Guo, *Member, IEEE*, Gregory Snider, *Senior Member, IEEE*, Patrick Fay, *Senior Member, IEEE*, Debdeep Jena, *Member, IEEE*, and Huili Xing, *Member, IEEE*

Abstract—Having a drain current density of 1.9 A/mm, a peak extrinsic transconductance of 800 mS/mm (the highest reported in III–nitride transistors), $f_t/f_{\rm max}$ of 70/105 GHz, and $V_{\rm br}$ of 29 V, 150-nm-gate enhancement-mode InAlN/AlN/GaN high-electron-mobility transistors are demonstrated on SiC substrates using plasma-based gate-recess etch. The possible plasma-induced damage in the gate region was investigated using interface-trap states extracted from temperature-dependent subthreshold slopes.

Index Terms—Enhancement mode (E-mode), HFET, highelectron-mobility transistor (HEMT), InAlN, interface state, subthreshold slope.

I. INTRODUCTION

ATTICE-MATCHED InAlN-barrier GaN high-electron-✓ mobility transistors (HEMTs) have attracted a lot of attention recently due to their demonstrated superior thermal stability [1] and high drain current density [2]. Similar to ultrathin barrier AlN/GaN (2-5 nm) heterostructures [3]-[6], very high 2-D electron gas (2DEG) densities can be induced in thin-barrier (> 3 nm) InAlN/GaN heterostructures. With the insertion of an AlN interlayer (1-3 nm), high 2DEG mobility in InAlN heterostructures can be realized as well, exceeding 1000 $\text{cm}^2/\text{V} \cdot \text{s}$, by reducing alloy scattering and interface roughness [7]. Alternatively, InAlN/AlN/GaN HEMTs can be viewed as AlN/GaN HEMTs with a thermally stable and lattice-matched cap that can be grown very thick, also providing a high 2DEG density in comparison with GaN/AlN/GaN heterostructures [8]. We have demonstrated that subcritical-thickness barrier AlN/GaN heterostructures can be utilized for enhancement-mode (E-mode) operation by selectively depositing 2DEG-inducing capping materials [9]. In this letter, we report E-mode operation of InAlN/AlN/GaN HEMTs with subcritical AlN barrier

Manuscript received July 24, 2010; revised August 8, 2010; accepted August 26, 2010. Date of publication October 7, 2010; date of current version November 24, 2010. This work was supported by the Defense Advanced Research Projects Agency (John Albrecht, the NEXT Program HR0011-10-C-0015). The review of this letter was arranged by Editor M. Passlack.

R. Wang, X. Xing, C. Lian, G. Snider, P. Fay, D. Jena, and H. Xing are with the Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556 USA (e-mail: hxing@nd.edu).

P. Saunier is with Triquint Semiconductor, Inc., Richardson, TX 75080 USA (e-mail: paul.saunier@tqs.com).

X. Gao and S. Guo are with IQE RF LLC, Somerset, NJ 08873-4120 USA. Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2010.2072771



Fig. 1. TEM images of the recessed T-gate with SiN passivation, showing the gate recess stopped at AlN. Lower inset: Schematic of the gate-recessed E-mode InAlN/AlN/GaN HEMT structure.

 $(\sim 1 \text{ nm})$ selectively etching away InAlN in the gate region. The devices demonstrate a high drain current density of 1.9 A/mm and a record extrinsic transconductance of 800 mS/mm. Given the extremely thin AlN barrier underneath the gate, these structures are promising candidates for highly scaled HEMTs.

II. EXPERIMENTS

The InAlN/AlN/GaN HEMT structure (Fig. 1 inset) consists of a 4.8-nm InAlN barrier, a 1-nm AlN spacer, an unintentionally doped GaN channel, and a Fe-doped GaN semiinsulating buffer on SiC substrate, grown by metal–organic chemical vapor deposition at IQE RF LLC. The 2DEG concentration and mobility were measured to be $\sim 2 \times 10^{13}$ cm⁻² and ~ 1160 cm²/V · s, respectively, leading to a sheet resistance of $\sim 270 \ \Omega/sq$ in the as-grown heterostructure. The devices were fabricated using standard processing for AlGaN/GaN HEMTs, except for the gate recess, at Triquint Semiconductor, Inc. The unoptimized Ti-based alloyed ohmic-contact scheme resulted in a contact resistance of $\sim 0.6 \ \Omega \cdot$ mm, obtained from transmission-line measurement.

The gate recess was realized by a BCl_3 -based reactive-ionetching process after etching the top SiN passivation using F-based plasma. The transmission electron microscopy (TEM) images shown in Fig. 1 confirmed that the InAlN barrier was removed and the recess etch stopped at AlN. Electronbeam lithography was used to define 150-nm-long gates with varying gate widths, followed by the Pt/Au gate-metal

80 K 300 K 10¹

10-1

10⁻³

10-7

10⁻⁹

2.0

 $_{\rm off} = 10^7$

1.5

-44 mV/dec

1.0

A/mm

V_{gs} = 4 V, Step = -0.5 V (b) V_{ds} = 5 \ (a) 1.6 800 1. 600 (mm/sm) (A/mm) (A/mm) P 0.8 400 0. 200 0 . 0.0 0.0 0 2 5 6 8 1 3 4 7 3 4 V_{gs} (V) Vds (V)

Fig. 2. (a) Representative dc family $I{-}Vs$ and (b) transfer curve ($W_g=2$ \times 75 μ m, in solid blue) as well as a transfer curve ($W_g = 2 \times 50 \mu$ m, in dashed red), showing the highest drain current density and extrinsic transconductance of gate-recessed E-mode InAlN HEMTs on the wafer.

deposition. The barrier height of Pt/AlN is expected to be 3 eV or higher based on their work-function difference. The source–drain distance was 2 μ m. The devices were passivated with 140-nm and 200-nm SiN prior to and after gate definition, respectively. Temperature-dependent field-effect measurements were performed over the range of 80-300 K on a Lakeshore cryogenic probe station using a Keithley 4200 semiconductor characterization system.

III. RESULTS AND DISCUSSION

Representative dc family I-Vs and transfer curves of the InAlN/AlN/GaN HEMTs are shown in Fig. 2 (blue solid lines). Also shown is the device transfer curve showing a maximum drain current density of 1.9 A/mm with a peak extrinsic transconductance of 800 mS/mm (red dashed lines), the highest measured on this wafer. The conservative estimate of the intrinsic transconductance using $R_s = R_c = 0.6 \ \Omega \cdot mm$ is therefore \sim 1.5 S/mm; both the extrinsic and intrinsic tranconductances are the highest reported values for any GaN-based transistors, to the best of our knowledge. The pinchoff voltage $V_{\rm po}$ is in the range of 0.2–0.8 V from the linear extrapolation of g_m to zero or 0.4-1.0 V as extracted from the linear extrapolation of I_d , showing that these gate-recessed devices are E-mode. The variation observed in the device performance is attributed to nonuniformity in the epitaxial material and processing.

The drain-induced barrier lowering (DIBL) over a drain-bias range of 0.1 to 6 V was measured to be ~ 100 mV/V, which is comparable with the reported value for AlGaN/GaN HEMTs with a 0.6- μ m gate length [10]. The low DIBL value, along with the low output conductance, indicates that short-channel effect is minimal for these 150-nm-gate-length HEMTs owing to the very thin barrier (~ 1 nm) upon the gate recess. Small-signal RF measurements show that these devices have f_t/f_{max} in the range of ~65-70 GHz/100-105 GHz (without deembedding), respectively. The three-terminal device breakdown voltage was measured to be 29 V at $I_d = 1$ mA/mm and $V_{gs} = (V_{po} - 1)$ V. The wider recess in InAlN as revealed in the TEM image (Fig. 1) may play a role in the device breakdown and f_t , which is under further investigation.

To understand the quality of the thin AlN barrier underneath the gate, both C-V and transfer I-V measurements were taken by sweeping from negative to positive $V_{\rm gs}$ and back, and no



0.0

10⁻⁹

-1.0

-0.5

80 K

SS

0.5

V_{gs} (V)

apparent hysteresis was observed. However, knee walkout was observed in pulsed I-V measurements, indicating the existence of traps, possibly both under the gate and near the gate toward the drain. The conductance method was then attempted to extract the interface-trap density D_{it} . Unfortunately, no conductance peaks could be resolved over the frequency range of 10 kHz-1 MHz. The temperature dependence of the subthreshold slope (SS) was then employed to extract the D_{it} distribution in the bandgap. Furthermore, for switching applications, the subthreshold slope is an important parameter since low SSvalues represent excellent gate pinchoff ability and low power consumption at the OFF state.

Shown in Fig. 3 are the temperature-dependent transfer curves along with the gate current. In spite of the very thin barrier, a high $I_{\rm on}/I_{\rm off}$ ratio of 10⁷ was measured over the bias range and temperature range in this letter. The SS values of 44 mV/dec at 80 K and 84 mV/dec at 300 K were extracted at the steepest point of the I_d - V_{gs} transfer curves at $V_{ds} = 2.5$ V $(V_{\rm gs} = 0.35 \text{ V} \text{ for } 80 \text{ K} \text{ and } 0.15 \text{ V} \text{ for } 300 \text{ K})$. The gate current was also found to be largely the same in the temperature range studied. This temperature independence suggests that the gate current is dominated by tunneling processes.

The subthreshold slope can be expressed in terms of the barrier capacitance C_b , the quantum capacitance C_q , and the interface-trap capacitance C_{it} as follows:

$$SS = \left(1 + \frac{C_q + C_{\rm it}}{C_b}\right) \frac{k_B T}{q} \ln 10. \tag{1}$$

In the deep subthreshold region, the quantum capacitance C_q , although finite at T > 0 K owing to the Fermi–Dirac distribution, is three to four orders of magnitude smaller than C_b , i.e., few electrons are present in the channel. As a result, one can extract $C_{\rm it}$ and the interface-trap density $D_{\rm it}$ by neglecting C_q . As shown in Fig. 4, the subthreshold slope shows linear temperature dependence from 80 to 300 K, which is consistently \sim 25 mV/dec higher than the theoretical limit (60 mV/dec at 300 K). This linear dependence corresponds to an exponential decrease of the extracted D_{it} with increasing temperature, which, in turn, as shown next, corresponds to an exponential $D_{\rm it}$ distribution in the bandgap ($D_{\rm it}$ being higher closer to the





Fig. 4. (a) Temperature-dependent subthreshold slopes and the extracted interface-trap distribution; schematic band diagram in the subthreshold region (b) from the gate to GaN buffer, and (c) from the source to drain at $V_{\rm ds} = 2.5$ V.

conduction-band edge E_c). Similar D_{it} distributions have been commonly observed in other semiconductors [11].

Shown in Fig. 4(b) and (c) are the schematic band diagrams from the gate to GaN buffer and from the source to drain under the bias condition where D_{it} is extracted. Since the extracted D_{it} measures the local interface state density near the Fermi level E_f , one needs to relate the bias condition (I_d or V_{gs}) to $E_c - E_f$. Assuming a Boltzmann distribution and single subband occupation in the channel, the effective barrier height between the Fermi level and the channel conduction-band edge $E_{c,ch} - E_f$ can be written as a function of the channel carrier density N_s at the source side

$$E_{c,ch} - E_f \approx -k_B T \cdot \ln\left[\exp\left(\frac{N_s \pi \hbar^2}{k_B T \cdot m^*}\right) - 1\right]$$
 (2)

where m^* is the electron effective mass in GaN. In the subthreshold region, one can estimate the channel carrier density N_s using a diffusion-current model

$$I_d = qD_n \cdot \frac{dN_s}{dx} \approx k_B T \mu \frac{N_s}{L_g} \tag{3}$$

where D_n is the electron diffusion coefficient, μ is the electron mobility, and L_g is the gate length. Assuming a constant mobility of 1000 cm²/V · s based on a self-consistent model [12], the extracted N_s is ~10⁸ cm⁻², and $D_{\rm it}$ versus $E_{c,\rm ch} - E_f$ can be plotted in Fig. 4 following (2) and (3). At 80 K, $D_{\rm it}$ is estimated to be ~8.4 × 10¹³ cm⁻²eV⁻¹ near 55 meV below E_c ; at 300 K, $D_{\rm it} \sim 1.9 \times 10^{13}$ cm⁻²eV⁻¹ near 240 meV below E_c .

The validity of the single-band-occupation assumption is also checked by the Poisson–Schrödinger self-consistent simulations: It is found that a confined energy state exists with N_s as low as $\sim 10^8$ cm⁻². Therefore, it is reasonable to use the 2-D density-of-states in the aforementioned calculation. The extracted D_{it} at 300 K is $\sim 2-10$ times higher than the reported values in nonrecessed AlGaN HEMTs [10], indicating that the gate-recess process has most likely increased D_{it} . The SS value can also be adversely affected by the gate leakage, thus leading to an artificially high extracted $D_{\rm it}$ [13]. In this letter, even though the $I_{\rm on}/I_{\rm off}$ ratio is among the highest reported values, $D_{\rm it}$ may still be overestimated. More systematic studies are currently underway to understand the nature of the gate-recess selectivity, resultant gate diodes, and $D_{\rm it}$.

IV. CONCLUSION

Gate-recessed E-mode InAlN/AlN/GaN HEMTs with subcritical AlN barrier (~ 1 nm) have been demonstrated with record high transconductance and drain current density. The interface-state density and its distribution are extracted from the temperature-dependent subthreshold slope. The relatively high $D_{\rm it}$ suggests that the gate recess has likely introduced damage, but despite this, the overall device performance is extremely promising for ultrascaled GaN transistors and integrated E-/D-mode circuits.

REFERENCES

- [1] F. Medjdoub, J.-F. Carlin, M. Gonschorek, E. Feltin, M. A. Py, D. Ducatteau, C. Gaquiere, N. Grandjean, and E. Kohn, "Can InAlN/GaN be an alternative to high power/high temperature AlGaN/GaN devices?" in *IEDM Tech. Dig.*, 2006, pp. 1–4.
- [2] J. Kuzmik, "Power electronics on InAlN/(In) GaN: Prospect for a record performance," *IEEE Electron Device Lett.*, vol. 22, no. 11, pp. 510–513, Nov. 2001.
- [3] M. Higashiwaki, T. Mimura, and T. Matsui, "AlN/GaN Insulated-Gate HFETs Using Cat-CVD SiN," *IEEE Electron Device Lett.*, vol. 27, no. 9, pp. 719–721, Sep. 2006.
- [4] T. Zimmermann, D. Deen, Y. Cao, J. Simon, P. Fay, D. Jena, and H. Xing, "AlN/GaN insulated-Gate HEMTs with 2.3 A/mm output current and 480 mS/mm transconductance," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 661–664, Jul. 2008.
- [5] Y. Cao, K. Wang, A. Orlov, H. Xing, and D. Jena, "Very low sheet resistance and Shubnikov-de-Haas oscillations in two dimensional electron gases at ultrathin binary AlN/GaN heterojunctions," *Appl. Phys. Lett.*, vol. 92, no. 15, p. 152 112, Apr. 2008.
- [6] T. Zimmermann, Y. Cao, P. Saunier, D. Jena, and H. Xing, "4-nm AlN barrier all binary HFET with SiN_x gate dielectric," *Int. J. High Speed Electron. Syst.*, vol. 19, p. 153, 2009.
- [7] R. Butte, J.-F. Carlin, E. Feltin, M. Gonschorek, S. Nicolay, G. Christmann, D. Simeonov, A. Castiglia, J. Dorsaz, H. J. Buehlmann, S. Christopoulos, H. von Högersthal, A. J. D. Grundy, M. Mosca, C. Pinquier, M. A. Py, F. Demangeot, J. Frandon, P. G. Lagoudakis, J. J. Baumberg, and N. Grandjean, "Current status of AlInN layers latticematched to GaN for photonics and electronics," *J. Phys. D, Appl. Phys.*, vol. 40, no. 20, pp. 6328–6344, Oct. 2007.
- [8] S. Keller, S. Heikman, L. Shen, I. P. Smorchkova, S. P. DenBaars, and U. K. Mishra, "GaN–GaN junctions with ultrathin AlN interlayers: Expanding heterojunction design," *Appl. Phys. Lett.*, vol. 80, no. 23, pp. 4387–4389, Jun. 2002.
- [9] T. Zimmermann, Y. Cao, D. Jena, and H. Xing, "Subcritical barrier enhancement-mode AlN/GaN HEMTs," in *Proc. 8th Int. Conf. Nitride Semicond.*, Jeju, Korea, Oct. 2009.
- [10] J. W. Chung, X. Zhao, and T. Palacios, "Estimation of trap density in AlGaN/GaN HEMTs from subthreshold slope study," in *Proc. 65th Device Res. Conf. Dig.*, Jun. 2007, pp. 111–112.
- [11] I. M. Hafez, G. Ghibaudo, and F. Balestra, "Assessment of Interface state density in silicon metal–oxide–semiconductor transistors at room, liquidnitrogen, and liquid-helium temperatures," *J. Appl. Phys.*, vol. 67, no. 4, pp. 1950–1952, Feb. 1990.
- [12] Mobility Program, by D. Barrett and D. Jena, Univ. of Notre Dame. [Online]. Available: http://www.nd.edu/~demand
- [13] J. W. Chung, J. C. Roberts, E. L. Piner, and T. Palacios, "Effect of gate leakage in the subthreshold characteristics of AlGaN/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 29, no. 11, pp. 1196–1198, Nov. 2008.