

2D Materials



PAPER

Carrier statistics and quantum capacitance effects on mobility extraction in two-dimensional crystal semiconductor field-effect transistors

OPEN ACCESS

RECEIVED
11 October 2014

ACCEPTED FOR PUBLICATION
19 December 2014

PUBLISHED
20 January 2015

Content from this work may be used under the terms of the [Creative Commons Attribution 3.0 licence](#).

Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.



Nan Ma and Debdeep Jena

Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556, USA

E-mail: nma@nd.edu

Keywords: transition metal dichalcogenide (TMD), field-effect transistor (FET), quantum capacitance, field-effect mobility

Abstract

In this work, the consequence of the high band-edge density of states on the carrier statistics and quantum capacitance in transition metal dichalcogenide two-dimensional semiconductor devices is explored. The study questions the validity of commonly used expressions for extracting carrier densities and field-effect mobilities from the transfer characteristics of transistors with such channel materials. By comparison to experimental data, a new method for the accurate extraction of carrier densities and mobilities is outlined. The work thus highlights a fundamental difference between these materials and traditional semiconductors that must be considered in future experimental measurements.

Two-dimensional (2D) semiconductor crystals, such as the transition metal dichalcogenides (TMDs), are attractive for atomically thin field-effect transistors (FETs) with no broken bonds [1, 2]. Coupling the electrostatic advantages with appreciable transport properties in these materials indicates a possibility of high-performance device applications [3–5]. As with graphene, the weak interlayer coupling allows TMD individual layers to be isolated and studied. In contrast to graphene, however, the large energy bandgap of 2D semiconductors enables high on/off current ratio FETs [6, 7]. Most properties of interest in FETs originate in the statistics of electrons in the conduction band (CB) and holes in the valence band (VB). The electrostatic field-effect control of these mobile carriers by gates, and their transport properties completely determine the device characteristics. Consequently, the methods employed to extract various parameters from the device characteristics, such as the carrier density and mobility must pay careful attention to the carrier statistics and its link with transport [8]. This has not been done for 2D crystal semiconductors yet. This work presents these fundamental results and identifies a number of errors that arise if the carrier statistics effects are neglected, and provides methods for accurate parameter extractions.

For a single-gate FET with a single-layer (SL) 2D semiconductor channel, the electron density in the channel is usually written as [9]:

$$n_{\text{ox}} = C_{\text{ox}} (V_{\text{gs}} - V_{\text{th}}) / q, \quad (1)$$

where $C_{\text{ox}} = \epsilon_{\text{ox}} / t_{\text{ox}}$ is the gate oxide capacitance per unit area, and ϵ_{ox} and t_{ox} are the dielectric constant and thickness of the dielectric layer respectively. V_{gs} is the gate voltage, V_{th} the threshold voltage, and q is the electron charge. The gate capacitance C_{tot} in an FET is the total capacitance of C_{q} and C_{ox} connected in series, where C_{q} is the quantum capacitance of the channel [8, 10, 11]. C_{tot} is dominated by the smaller capacitance. Thus equation (1) is only valid when $C_{\text{q}} \gg C_{\text{ox}}$. However, for devices with thin high- κ gate dielectrics, or for nondegenerate carrier statistics when the Fermi level is located deep inside the bandgap, C_{q} can be comparable, or even lower than C_{ox} , making equation (1) no longer valid. This calls for re-analyzing the carrier statistics and quantum capacitance for TMD channels.

The E - k dispersion of mobile carrier states in 2D semiconductors near the bottom of the CB and the top of the VB in the first Brillouin zone is accurately captured by the parabolic approximation: $E(k) = \hbar^2 k^2 / 2m^*$, where \hbar is the reduced Planck constant, m^*




Figure 1. (a) Fermi level as a function of temperature for MoS₂ single layers for different 2D carrier densities. Red lines show Fermi levels for *n*-type and blue lines for *p*-type MoS₂ layers. The horizontal dashed line indicates the location of midgap and the vertical dashed line indicates the room temperature, 300 K. (b) The quantum capacitance C_q as a function of the local channel electrostatic potential V_{ch} at 77 and 300 K. The electrostatic capacitances per unit area of 3 and 30 nm HfO₂, and 300 nm SiO₂ are shown as references. C_{dq} is the degenerate limit of C_q .

is the band-edge effective mass, and $k = \sqrt{k_x^2 + k_y^2}$ is the in-plane 2D wave vector. The band-edge density of states (DOS) is then given by $g(E) = g_s g_v m^* / 2\pi \hbar^2$, where g_s and g_v are the spin and valley degeneracy factors respectively. The 2D carrier densities in the CB and VB are accurately described as $n = \int_{E_c}^{\infty} g(E) f(E) dE$ and $p = \int_{-\infty}^{E_v} g(E) [1 - f(E)] dE$, where E_c and E_v are the band-edge energies of the CB and VB respectively. The occupation probability is the Fermi–Dirac distribution $f(E) = 1 / \left\{ 1 + \exp \left[(E - E_f) / k_B T \right] \right\}$, with k_B the Boltzmann constant, T the absolute temperature, and E_f the Fermi level. From above equations, the electron density in the CB is $n = g_{2D} k_B T \ln \left\{ 1 + \exp \left[(E_f - E_c) / k_B T \right] \right\}$ and the hole density in the VB is $p = g_{2D} k_B T \ln \left\{ 1 + \exp \left[-(E_f - E_v) / k_B T \right] \right\}$. We make the assumption that the electrons and holes have the same effective masses, which may be relaxed if not appropriate. Under thermal equilibrium, the Fermi energy for *n*-type TMD layer is thus $E_f - E_c = k_B T \ln \left[\exp(n / g_{2D} k_B T) - 1 \right]$, and for *p*-type it is $E_v - E_f = k_B T \ln \left[\exp(p / g_{2D} k_B T) - 1 \right]$.

Figure 1(a) shows E_f plotted as a function of temperature for MoS₂ single layers for different 2D carrier densities. The red lines are for *n*-type and the blue lines for *p*-type layers. The horizontal dashed line indicates the Fermi level for intrinsic MoS₂; it stays at the midgap because of the assumed symmetric bandstructure.

SL TMDs have large electron effective masses, ($\sim 0.57 m_0$ for MoS₂, $\sim 0.6 m_0$ for MoSe₂, and $\sim 0.61 m_0$ for MoTe₂) [12]. As a result, the DOS is high. As shown in figure 1(a), the carrier statistics stays effectively nondegenerate at room temperature over a very wide range of density of interest ($10^{11} \sim 10^{13} \text{ cm}^{-2}$), with the Fermi level hardly entering the bands. As expected, at elevated temperatures the semiconductor turns intrinsic because of interband thermal excitation of carriers. The intrinsic carrier density (n_i) in 2D crystal semiconductors is given by

$$n_i = n = p = g_{2D} k_B T \ln \left[1 + \exp \left(-\frac{E_0}{k_B T} \right) \right], \quad (2)$$

where $E_0 = E_g / 2$, E_g is the band gap energy. Since in most 2D semiconductors, $E_0 \gg k_B T$ [12], n_i can be approximated by $n_i \approx g_{2D} k_B T \exp(-E_g / 2k_B T)$. The intrinsic sheet carrier density is low even at room temperature because of the large bandgap, for example, $n_i \sim 1.1 \times 10^{-2} \text{ cm}^{-2}$ for SL MoS₂ as compared to $\sim 10^{11} \text{ cm}^{-2}$ for zero-gap graphene [8]. The carrier density in a semiconductor cannot be lower than n_i at that temperature; this is also the reason for the high achievable on–off ratios in TMD FETs compared to 2D graphene.

The effect of the gate voltage in a FET is to tune the carrier density, and consequently, the Fermi level in FET channels. A positive gate voltage applied to an intrinsic 2D crystal single layer channel populates the CB with electrons, and the Fermi level is driven from the midgap towards the CB edge. The local channel electrostatic potential V_{ch} , which is tuned by the gate

bias, determines the electron density in the 2D crystal layer:

$$n = g_{2D} k_B T \ln \left\{ 1 + \exp \left[- \left(E_0 - qV_{ch} \right) / k_B T \right] \right\}. \quad (3)$$

Writing the total charge density in a 2D semiconductor single layer $Q = q(p - n)$ as a function of V_{ch} , and using the definition of quantum capacitance $C_q = -\partial Q / \partial V_{ch}$, one obtains for 2D crystals

$$C_q = q^2 g_{2D} \left\{ \left[1 + \exp \left(\frac{E_0 - qV_{ch}}{k_B T} \right) \right]^{-1} + \left[1 + \exp \left(\frac{E_0 + qV_{ch}}{k_B T} \right) \right]^{-1} \right\} \\ \approx q^2 g_{2D} \left[1 + \frac{\exp(E_g / 2k_B T)}{2 \cosh(qV_{ch} / k_B T)} \right]^{-1}. \quad (4)$$

Figure 1(b) shows the calculated quantum capacitance for SL MoS₂ as a function of V_{ch} at room temperature and 77 K. For intrinsic layers, V_{ch} in the figure also indicates the location of the Fermi level. The electrostatic parallel-plate capacitances C_{ox} (per unit area) for two dielectrics typically used as the gate oxide in TMD FETs: HfO₂ and SiO₂, are shown. Only when the Fermi level is deep inside the CB or VB, when $|qV_{ch}| > E_0$, and the quantum capacitance C_q saturates and approaches the degenerate limit: $C_q \rightarrow C_{dq} = q^2 g_{2D}$. As indicated by the dielectric cases in figure 1(b), for most of the nondegenerate region, C_q is much lower than C_{ox} . For very thin dielectrics, for example: 3 nm HfO₂, even the degenerate limit C_{dq} is comparable with C_{ox} . Thus the quantum capacitance can significantly influence the field effect. Device models should include C_q in order to properly capture the device behavior, especially in the subthreshold region and for devices with high- κ or thin dielectrics. When the quantum capacitance is taken into consideration, a part of the gate voltage is dropped in the channel to populate it with an electron (hole) density n_{ch} (p_{ch}), as shown in the equivalent circuit in the inset of figure 2(a). For FETs with intrinsic 2D semiconductor channels, under positive gate bias, the relationship between V_{gs} and n_{ch} is

$$V_{gs} = \underbrace{V_0 + V_T \ln \left[\exp \left(\frac{n_{ch}}{g_{2D} k_B T} \right) - 1 \right]}_{V_{ch}} + V_{ox}, \quad (5)$$

where V_{ch} and V_{ox} denote the voltage drops in the channel and the dielectric layer respectively, and $V_0 = E_0 / q$, $V_T = k_B T / q$ and $V_{ox} = qn_{ch} / C_{ox}$. Equation (5) is a transcendental equation, which can only be solved numerically. The resulting n_{ch} in an intrinsic SL MoS₂ channel as a function of V_{gs} from equation (5) is shown in figure 2(a) as black lines for 3

and 300 nm SiO₂ gate oxide. Electron densities calculated with equation (1) are also shown in figure 2(a) as reference with blue lines. The shaded areas and the arrows indicate the error between n_{ox} and n_{ch} . It is obvious that the carrier density can be strongly overestimated by using the commonly used expression equation (1) for n_{ox} . The large deviation proves that neglecting the quantum capacitance will lead to *significant* errors in the extraction of the carrier density.

Reducing equation (5) from the transcendental form under common device operation conditions will enable the direct calculation of n_{ch} . At low gate voltages in the sub-threshold region of a FET where $C_q \ll C_{ox}$, most of the gate voltage drops in the channel, that is $V_{gs} \approx V_{ch}$. In this case, the electron density in the channel n_{low} reduces to

$$n_{low} \approx g_{2D} k_B T \ln \left[\exp \left(\frac{V_{gs} - V_0}{V_T} \right) + 1 \right], \quad (6)$$

as shown by the green line in figure 2(a). n_{low} arises solely due to the channel material itself, thus is independent of the gate oxide. At high gate voltages when the FET is 'strongly on', C_q reaches C_{dq} , the channel electron density n_{high} is approximately

$$n_{high} \approx \frac{1}{q} \frac{C_{ox} C_{dq}}{C_{ox} + C_{dq}} (V_{gs} - V_{cr}), \quad (7)$$

as shown by the red lines in figure 2(a). V_{cr} is the critical gate voltage that differentiates the situations described by equations (6) and (7), which corresponds to the gate voltage when $C_q = C_{ox}$,

$$V_{cr} = V_0 + V_T \ln \left(\frac{C_{ox}}{C_{dq} - C_{ox}} \right) + V_T \frac{C_{dq}}{C_{ox}} \ln \left(\frac{C_{dq}}{C_{dq} - C_{ox}} \right), \quad (8)$$

When $V_{gs} < V_{cr}$, n_{ch} is determined by equation (6); when $V_{gs} > V_{cr}$, n_{ch} is determined by equation (7). The critical carrier density n_{cr} corresponding to V_{cr} is

$$n_{cr} = \frac{C_{dq} V_T}{q} \ln \left(\frac{C_{dq}}{C_{dq} - C_{ox}} \right). \quad (9)$$

For SL MoS₂ FETs with 300 nm SiO₂ gate oxide, $V_{cr} \sim 0.698$ V and $n_{cr} \sim 1.86 \times 10^9$ cm⁻²; for 3 nm SiO₂, $V_{cr} \sim 0.818$ V and $n_{cr} \sim 1.87 \times 10^{11}$ cm⁻². It is worth noting that equations (3)–(8) are obtained based on the intrinsic material and the assumption of zero flat-band voltage, that is, $V_{th} = V_{cr}$. If a SL MoS₂ is unintentionally doped with n -type impurities (which is typical till date), V_{th} shifts by several tens of Volts toward negative values depending on the impurity density and the gate barrier thickness. In this case, the gate voltage term V_{gs} in equations (6) and (7) should be replaced by $V_{gs} + V_{cr} - V_{th}$.




Figure 2. (a) Electron densities as a function of gate voltage: n_{ch} is the accurate electron density calculated with the transcendental equation (5); n_{ox} is the electron density obtained from equation (1); n_{low} and n_{high} are the approximated solutions to equation (5) at low and high gate bias respectively. The shaded areas and the arrows indicate the error between n_{ch} and n_{ox} . The equivalent circuit of the device is shown in the inset. (b) The proportions of V_{ch} and V_{ox} in V_{gs} as a function of n_{ch} for SL MoS₂ FETs coating with 3 and 300 nm SiO₂ gate dielectrics.

Now we discuss the validity of using equation (1) to estimate the carrier density in the 2D crystal FET channel. Because equation (1) is valid only when $V_{ox} \approx V_{gs}$, we show the proportions of V_{ch} and V_{ox} in V_{gs} as a function of n_{ch} obtained from equation (5) for SL MoS₂ FETs with 3 and 300 nm SiO₂ dielectric layers in figure 2(b). As can be observed, for FET with 300 nm SiO₂ dielectric layer, n_{ch} ranging from 10¹¹ to 10¹³ cm⁻² can easily be overestimated by equation (1) because V_{ox} is significantly smaller than V_{gs} . For the very thin 3 nm SiO₂ gate oxide, n_{ch} can be strongly overestimated over the whole carrier density range of interest: 10¹¹ ~ 10¹³ cm⁻², as also shown in figure 2(b). For thin gate barriers, a significant amount of voltage is dropped in the semiconductor channel because of the carrier statistics, and its neglect can cause large errors.

With the correct carrier statistics, we now re-examine the methods employed to extract other important parameters from the device characteristics, for example, the carrier mobility. A commonly used method to estimate the carrier mobility in the channel is the field-effect mobility μ_{FE} , given by [9, 13–17]:

$$\mu_{FE} = \frac{d\sigma}{dV_{gs}} \left(\frac{1}{C_{ox}} \right) = \frac{dI_d}{dV_{gs}} \left(\frac{L}{WC_{ox}V_{ds}} \right), \quad (10)$$

where σ is the electronic conductivity in the channel, I_d is the drain current, V_{ds} is the drain voltage, and L and W are the length and width of the channel respectively. Equation (10) is widely used in device analysis of Si-based MOSFETs and III-V semiconductor-based FETs. However its validity in TMD devices must be re-examined. Equation (10) is derived from the fundamental drift current equation of an FET in the linear regime at small drain voltages:

$$I_d = Wqn_{ch}v_d = q\frac{W}{L}n_{ch}V_{ds}\mu_d, \quad (11)$$

where v_d and μ_d are the carrier drift velocity and drift mobility in the channel respectively. To obtain equation (10) from equation (11), the first assumption is that the carrier density in the channel can be calculated using equation (1). For on-state device operation where $V_{gs} \gg V_{th}$, equation (7) captures the carrier statistics and quantum capacitance more accurately. The term V_{cr} or V_{th} can be eliminated by taking the derivative of I_d versus V_{gs} . Equation (10) can be recast as

$$\mu_{FE} = \frac{dI_d}{dV_{gs}} \left(\frac{L}{W} \right) \frac{1}{V_{ds}} \frac{C_{ox} + C_{dq}}{C_{ox}C_{dq}}, \quad (12)$$

which amounts to replacing $C_{ox} \rightarrow C_{ox}C_{dq}/C_{ox} + C_{dq}$, which is not a fundamental new result in itself, but we emphasize that not doing so can cause




Figure 3. Calculated electron drift mobilities at three temperatures: 4, 77 and 300 K, as a function of (a) carrier density and (b) gate voltage.

significant errors. However, another implicit but more important assumption in equations (10) and (12), which is barely discussed, is that the carrier mobility μ_d in the channel does not change when gate bias is varying. The derivative in equations (10) and (12) can lead to significant errors when μ_d is V_{gs} dependent, as we now discuss. Because the carrier density is modulated by the gate bias, the V_{gs} -dependence of μ_d is determined by the dependence of μ_d on the carrier density n_{ch} . Figure 3(a) shows the calculated electron drift mobility in SL MoS₂ as a function of electron density at three different temperatures: 4, 77 and 300 K. The gate dielectric is chosen as 300 nm SiO₂. The mobility is calculated in the relaxation-time approximation of the Boltzmann transport equation. Scatterings by polar optical phonons, deformation potential phonons (acoustic and optical), remote optical phonons from the dielectric layer, and ionized impurities have been taken into consideration. Details of the calculation can be found in [3]. As can be seen from figure 3(a), at all three temperatures, μ_d first increases with n_{ch} and then tends to saturate at high density. At high temperature, a higher carrier density is required to fully screen Coulombic scattering potentials. For example, μ_d starts to saturate at $\sim 3 \times 10^{13} \text{ cm}^{-2}$ at 300 K, but at $\sim 4 \times 10^{11} \text{ cm}^{-2}$ for very low temperature 4 K. Combining the results of figure 3(a) and equation (5), one can obtain the electron mobility as a function of V_{gs} , as shown in figure 3(b). An ionized impurity density N_d of $4 \times 10^{12} \text{ cm}^{-2}$ is assumed to be located in the channel, which leads to a negative shift of the threshold voltage of $\sim 55 \text{ V}$ from the intrinsic case based on the following relationship: $N_d \approx (C_{ox}^{-1} + C_{dq}^{-1})^{-1} (V_{cr} - V_{th})/q$. At

4 K, the mobility starts to saturate at ΔV_{gs} ($= V_{gs} - V_{th}$) $\sim 10 \text{ V}$, while mobilities at 77 and 300 K keep increasing even when ΔV_{gs} is well over 100 V. Note that the drift mobility μ_d discussed here differs from the Hall mobility μ_H by a Hall factor, which is induced by the magnetic field in the Hall-effect measurement. The Hall factor is often assumed to be unity, however careful consideration of the Hall factor with relevant scattering mechanisms at different temperatures needs further detailed study[18]. Baugher *et al* [19] have compared μ_{FE} and μ_H and found that μ_{FE} can differ significantly from μ_H . They attributed the lower μ_H to the possible screening of charged impurity scattering at higher densities, which is consistent with our results in figure 3. In the following, we quantitatively explain the discrepancy between the conventional method of extracting the field-effect mobility μ_{FE} and the ‘true’ drift mobility μ_d in the channel by combining a theoretical transport calculation with density-dependent mobility, and with the correct electrostatics of the FET incorporating the correct carrier statistics and quantum capacitance. This final analysis explains the measured experimental behavior of SL TMD FET, and highlights the problems with conventional models of mobility extraction.

Figure 4(a) shows the experimentally obtained output characteristics (open squares) at gate voltages of 40, 0 and -40 V of a typical back-gated SL MoS₂ FET with a 300 nm SiO₂ layer as the gate oxide [15]. Figure 4(b) shows the transfer characteristics of the same device in both linear and log-linear plots at a fixed drain bias of 10 mV, the effect of the contact resistance has been de-embedded by using the experimental values [15]. Here we make the assumption that




Figure 4. (a) Experimental output characteristics (open squares) of a typical back-gated SL MoS₂ FET from [15]. (b) Transfer characteristics from the same device in both linear and log-linear plots. The solid black lines show the calculated output and transfer curves with the assumption of constant electron mobility while the solid red lines are calculated with V_{gs} -dependent electron mobility. (c) Fermi level in the channel as a function of the gate voltage. (d) and (e) show the calculated transfer characteristics with assumed constant and V_{gs} -dependent electron mobility, respectively.

the contact resistance does not change with the gate voltage. The measured room temperature data are chosen for the study here because the contact effects play a less important role at higher temperature. The length and width of the channel are 4 and 9.9 μm respectively. Since the drain voltage is small, the variation of the carrier density and mobility from the source to the drain is ignored. Following the compact model proposed by Jiménez [20], the device characteristics in figure 4 are first modeled by assuming a constant mobility. The calculated currents are shown as solid black lines in figures 4(a) and (b). The carrier statistics are obtained from equations (3)–(5). As can be observed, with constant mobility, the on-state current appears to fit well for high $V_{gs} \sim 20\text{--}40$ V. However, *significant* quantitative and more importantly, *qualitative* discrepancies are observed at low V_{gs} . On the contrary, if we fit the current at low V_{gs} , we would see large errors at high V_{gs} . Thus we remodeled the device characteristics by taking both the carrier statistics, and the V_{gs} -dependence of the electron mobility into account. This calculation is shown as red lines in figures 4(a) and (b). The impurity density is used as the fitting parameter, with value of $\sim 4 \times 10^{12} \text{ cm}^{-2}$. The excellent fit of the V_{gs} -dependent μ_d model to the experimental data over several orders of magnitude change in current indicates that if we use equation (10) or even equation (12) to extract the field-effect mobility from the FET transfer characteristics, we will be in significant error. Both the quantum capacitance and the density-dependent mobility must be included for proper extraction.

Figures 4(c)–(e) show the calculated room temperature Fermi level in the SL MoS₂ channel, transfer characteristics with constant and V_{gs} -dependence mobilities respectively. The device structure is the

same with that in figures 4(a) and (b) and N_d is fixed at $4 \times 10^{12} \text{ cm}^{-2}$. In the sub-threshold region, the drain current is dominated by the carrier density increasing with V_{gs} . Thus the threshold voltage V_{th} can be defined as the voltage when the transfer characteristic curve has the highest curvature, as shown by the vertical dashed line in figures 4(c)–(e). V_{th} distinguishes the sub-threshold region and the on-state region that described by equations (6) and (7) respectively. For current structure, V_{th} is ~ -55 V. To further prove the validity of the method of extracting V_{th} , we find that when $V_{gs} = V_{th}$, E_f is located ~ 0.66 eV above the mid-gap, as shown in figure 4(c). This is also the Fermi level when $C_q \approx C_{ox}$, as can be observed in figure 1(b). Once the threshold voltage is extracted, one can now estimate the carrier drift mobility in the channel at room temperature with combining the empirical expression proposed in [3] and equation (7) for $n_{ch} \leq 10^{13} \text{ cm}^{-2}$:

$$\mu_d \approx 3500 \left(\frac{N_d}{10^{11} \text{ cm}^{-2}} \right)^{-1} \times \left\{ A(\epsilon_e) + \left[\frac{1}{q} \frac{C_{ox} C_{dq} (V_{gs} - V_{th})}{(C_{ox} + C_{dq}) \cdot 10^{13} \text{ cm}^{-2}} \right]^{1.2} \right\} \times (\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}), \quad (13)$$

where $A(\epsilon_e)$ is a fitting constant depending on ϵ_e , for single-gated MoS₂ FET with SiO₂ gate oxide, $A(\epsilon_e)$ is ~ 0.036 [3].

To further show the discrepancy between the field-effect mobility and the drift mobility in the device channel, we calculate the transfer characteristics of a SL MoS₂ FET as a function of temperature, using the same parameters as used in figure 4. The example




Figure 5. (a) Calculated transfer characteristics (black lines) of a SL-MoS₂ FET at temperatures 4, 77, 200 and 300 K. The red and blue dashed lines indicate the field-effect mobility obtained from equations (10) and (14), respectively. (b) Field-effect mobilities at $V_{gs} \sim 20$ V obtained from equations (10) and (14) as well as the drift mobility μ_d as functions of temperature.

transfer curves at temperatures 4, 100, 200 and 300 K are shown in figure 5(a). Because μ_{FE} is usually extracted from the measured transfer characteristics in the region that appears to be linear [15], for example, for $V_{gs} \sim 20$ –40 V in figure 4(b), here we take the carrier mobility at $V_{gs} \sim 20$ V as a case study. The carrier density at $V_{gs} \sim 20$ V is $n_{ch} \sim 5.4 \times 10^{12} \text{ cm}^{-2}$. The field-effect mobilities calculated using equation (10) are shown by the red line in figure 5(b). Because of the derivative term in equation (10), μ_{FE} is proportional to the slope of the tangent to the I_d - V_{gs} curve, as indicated by the red lines in figure 5(a). The black curve in figure 5(b) shows μ_d calculated using our transport model. As we can see from figure 5(b), μ_{FE} is higher than μ_d over the entire temperature range. Moreover, the error $\Delta\mu$ ($= \mu_{FE} - \mu_d$) is not constant as the temperature varies. The value of $\Delta\mu$ depends on the dependence of μ_d on V_{gs} , as was shown in figure 3(b). The faster μ_d increases with V_{gs} , the higher is the discrepancy $\Delta\mu$. μ_{FE} calculated by equation (10) shows a much higher value of $\sim 104 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ at 300 K while μ_d is $\sim 50 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. Conversely at 4 K, since μ_d starts to saturate at very low ΔV_{gs} , μ_{FE} ($\sim 190 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) is only slightly higher than μ_d ($\sim 175 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$). At temperature lower than 20 K, one can approximate $\mu_{FE} \approx \mu_d$ with error less than 10%. Over 20 K, $\Delta\mu$ first increases and then decreases with increasing temperature, leading to an apparent

increase of μ_{FE} at temperatures ranging from ~ 30 to ~ 80 K. This observation can partially explain the experimentally obtained decrease of the field-effect mobility as the temperature is lowered [9]. Thus we conclude that μ_{FE} extracted from the device transfer characteristics by equation (10) not only overestimates the electron mobility, but can also show a false temperature dependence. The red line in figure 5(b) shows an anomalous increase of mobility with temperature for $30 \text{ K} < T < 80 \text{ K}$. This is not related to any real scattering mechanism, but rather has roots in using incorrect carrier statistics.

To accurately extract the carrier transport properties from the device measurements, the field-effect mobility may be obtained by:

$$\mu_{FE-acc} = \frac{I_d}{V_{gs} - V_{th}} \left[\frac{L}{W (C_{ox}^{-1} + C_{dq}^{-1})^{-1} V_{ds}} \right]. \quad (14)$$

μ_{FE-acc} extracted from the calculated transfer curves in figure 5(a) using equation (14) are shown as open triangle symbols in figure 5(b) with V_{th} taken as -55 V. We can see a very good agreement between μ_{FE-acc} and μ_d . Now μ_{FE-acc} is proportional to the slope of the straight line joining $I_d(V_{th})$ to $I_d(V_{gs} = 20 \text{ V})$, as indicated in figure 5(a) by blue dashed lines. Comparing the slopes of the blue and red

lines in figure 5(a), one can easily see the error induced by equation (10). Note that the estimation performed here should be used under the assumption of perfect Ohmic contact (or after contact resistance has been effectively eliminated). For current TMD semiconductors, it is still a challenge to obtain Ohmic contacts with high transparency. TMD FETs with the same channel material but with different contact metals can show very different electrostatic characteristics, and thus will give false information of the channel carrier statistics and mobilities [21–23]. A number of efforts have been made to improve the contact [16, 24–28], and remarkable low contact resistances have been achieved [29–31].

In conclusion, we have investigated the importance of the carrier statistics and quantum capacitance in understanding the characteristics of 2D crystal semiconductor electronic devices. The commonly used expressions for extracting the carrier density and field-effect mobility from the transfer characteristics of 2D semiconductor FET are demonstrated to be only valid for very limiting conditions, and prone to severe errors. By combining the correct carrier statistics, quantum capacitance, and density-dependent mobilities, we prescribe a new method to extract the correct mobilities from the FET measurements. The results presented here are expected to be useful to place our understanding of the fundamental properties of 2D crystal semiconductors on a more firm foundation.

Acknowledgments

The authors thank Deep Jariwala, Dr Vinod K Sangwan, and Dr Mark C Hersam for fruitful discussions and for sharing experimental data. The research is supported in part by an NSF ECCS grant monitored by Dr Anupama Kaul, AFOSR, and the Center for Low Energy Systems Technology (LEAST), one of the six centers supported by the STARnet phase of the Focus Center Research Program (FCRP), a Semiconductor Research Corporation program sponsored by MARCO and DARPA.

References

- [1] Jariwala D, Sangwan V K, Lauhon L J, Marks T J and Hersam M C 2009 *ACS Nano* **8** 1102–20
- [2] Yoon Y, Ganapathi K and Salahuddin S 2011 *Nano Lett.* **11** 3768–73
- [3] Ma N and Jena D 2014 *Phys. Rev. X* **4** 011043
- [4] Ong Z Y and Fischetti M V 2013 *Phys. Rev. B* **88** 165316
- [5] Kaasbjerg K, Thygesen K S and Jauho A P 2013 *Phys. Rev. B* **87** 235312
- [6] Larentis S, Fallahzad B and Tutuc E 2012 *Appl. Phys. Lett.* **101** 223104
- [7] Sangwan V K, Arnold H N, Jariwala D, Marks T J, Lauhon L J and Hersam M C 2013 *Nano Lett.* **13** 4351–5
- [8] Fang T, Konar A, Xing H and Jena D 2007 *Appl. Phys. Lett.* **91** 092109
- [9] Radisavljevic B and Kis A 2013 *Nat. Mater.* **12** 815–20
- [10] John D L, Castro L C and Pulfrey D L 2004 *J. Appl. Phys.* **96** 5180–4
- [11] Luryi S 1988 *Appl. Phys. Lett.* **52** 501–3
- [12] Liu L, Kumar S B and Guo J 2011 *IEEE Trans. Electron Devices* **58** 3042–7
- [13] Lin J, Zhong J, Zhong S, Li H, Zhang H and Chen W 2013 *Appl. Phys. Lett.* **103** 063109
- [14] Bao W, Cai X, Kim D, Sridhara K and Fuhrer M S 2013 *Appl. Phys. Lett.* **102** 042104
- [15] Jariwala D, Sangwan V K, Late D J, Johns J E, Dravid V P, Marks T J, Lauhon L J and Hersam M C 2013 *Appl. Phys. Lett.* **102** 173107
- [16] Fang H, Chuang S, Chang T C, Takei K, Takahashi T and Javey A 2012 *Nano Lett.* **12** 3788–92
- [17] Gahatak S, Pal A N and Ghosh A 2011 *ACS Nano* **5** 7707–12
- [18] Neal A T, Liu H, Gu J and Ye P D 2013 *ACS Nano* **7** 7077–82
- [19] Baugher B W H, Churchill H O H, Yang Y and Jarillo-Herrero P 2013 *Nano Lett.* **13** 4212–6
- [20] Jiménez D 2012 *Appl. Phys. Lett.* **101** 243501
- [21] Das S, Chen H Y, Penumatcha A V and Appenzeller J 2013 *Nano Lett.* **13** 100–5
- [22] Popov I, Seifert G and Tománek D 2012 *Phys. Rev. Lett.* **108** 156802
- [23] Liu H, Si M, Deng Y, Neal A T, Du Y, Najmaei S, Ajayan P M, Lou J and Ye P D 2014 *ACS Nano* **8** 1031–8
- [24] Gong C *et al* 2013 *ACS Nano* **7** 11350–7
- [25] Liu D, Guo Y, Fang L and Robertson J 2013 *Appl. Phys. Lett.* **103** 183113
- [26] Liu W, Kang J, Sarkar D, Khatami Y, Jena D and Banerjee K 2013 *Nano Lett.* **13** 1983–90
- [27] Chen J R, Odenthal P M, Swartz A G, Floyd G C, Wen H, Luo K Y and Kawakami R K 2013 *Nano Lett.* **13** 3106–10
- [28] Fang H, Tosun M, Seol G, Chang T C, Takei K, Guo J and Javey A 2013 *Nano Lett.* **13** 1991–5
- [29] Liu W, Kang J, Cao W, Sarkar D, Khatami Y, Jena D and Banerjee K 2013 *IEEE International Electron Devices Meeting (IEDM)* **19.4.1–19.4.4**
- [30] Kang J, Liu W and Banerjee K 2014 *Appl. Phys. Lett.* **104** 093106
- [31] Yang L M *et al* 2014 arXiv:1406.4492