

Strained GaN quantum-well FETs on single crystal bulk AIN substrates

Meng Qi,¹ Guowang Li,¹ Satyaki Ganguly,¹ Pei Zhao,¹ Xiaodong Yan,¹ Jai Verma,¹ Bo Song,² Mingda Zhu,² Kazuki Nomoto,² Huili (Grace) Xing,^{1,2,3} and Debdeep Jena^{1,2,3,a)} ¹Electrical Engineering, University of Notre Dame, Notre Dame, Indiana 46556, USA ²Electrical and Computer Engineering, Cornell University, Ithaca, New York 14853, USA ³Materials Science and Engineering, Cornell University, Ithaca, New York 14853, USA

(Received 27 November 2016; accepted 25 January 2017; published online 6 February 2017)

We report the first realization of molecular beam epitaxy (MBE) grown strained GaN quantum well field-effect transistors on single-crystal bulk AlN substrates. The fabricated double heterostructure FETs exhibit a two-dimensional electron gas (2DEG) density in the excess of 2×10^{13} / cm². The ohmic contacts to the 2DEG channel were formed by the n⁺ GaN MBE regrowth process, with a contact resistance of 0.13 $\Omega \cdot$ mm. The Raman spectroscopy using the quantum well as an optical marker reveals the strain in the quantum well and strain relaxation in the regrown GaN contacts. A 65-nm-long rectangular-gate device showed a record high DC drain current drive of 2.0 A/mm and peak extrinsic transconductance of 250 mS/mm. Small-signal RF performance of the device achieved the current gain cutoff frequency $f_T \sim 120$ GHz. The DC and RF performances demonstrate that bulk AlN substrates offer an attractive alternative platform for strained quantum well nitride transistors for the future high-voltage and high-power microwave applications. *Published by AIP Publishing*. [http://dx.doi.org/10.1063/1.4975702]

The state-of-art gallium nitride based electronic devices have demonstrated excellent performance in high-frequency and high-power applications.^{1–5} These devices are on thick GaN buffer layers, most of which are on SiC substrates for efficient thermal dissipation. The heteroepitaxially grown GaN layers inherently incorporate high density of dislocations (typically $\sim 10^9$ /cm²), which give rise to reliability issues and degrade breakdown characteristics. In this paper, we show that thin strained GaN quantum well (QW) double heterostructures on bulk AlN substrates offer an attractive alternative approach for high-performance nitride electronics.

To meet the scaling requirements for high-speed highpower RF applications, tight electrostatic control and quantum confinement of charge carriers are highly desired. The wide direct band gap of AlN (\sim 6.2 eV) and its large band offset with GaN offers the maximal vertical confinement of carriers in nitride channels. The large polarization charge of AlN induces high density two-dimensional electron gases (2DEG) in the quantum well, which is desired for high current drive and lateral scaling of gate lengths. The thermal conductivity of AlN, estimated⁶ to be as high as \sim 340 W/m · K, can be comparable⁷ to that of SiC \sim 370 W/m · K and offers the potential benefit of reducing thermal boundary resistance. Thus, AlN simultaneously satisfies the conflicting requirements of high thermal conductivity and high electrical resistivity for high-power microwave electronics. Importantly, the low dislocation density ($\sim 10^4$ /cm²) of single-crystal bulk AlN substrates has the potential for defect-free channels and barriers in principle, which is a promising prospective for improving thermal robustness, reliability, breakdown, and noise characteristics of these devices.⁸ The presence of a very thin GaN quantum well active region embedded in the AlN/ GaN/AIN double heterostructure also enables selective We recently reported the transport properties and device performance of AlN/GaN/AlN heterostructures, but all those studies were performed on AlN templates on sapphire.^{10,11} In those works, a number of unconventional design paradigms enabled by these heterostructures were outlined. In this paper, we demonstrate the binary heterostructures on single crystal bulk AlN substrates. The DC and RF performances of the FETs on bulk AlN are improved from the counterparts on sapphire.

A schematic cross-section of the device structure is shown in Fig. 1(a). The AlN/GaN/AlN heterostructures were grown by RF plasma molecular beam epitaxy (MBE) on $\sim 400 \,\mu\text{m}$ -thick semi-insulating aluminum-polar bulk AlN substrates. Fig. 1(b) shows the bulk AlN crystal. A 380-nmthick unintentionally doped (UID) AlN buffer was epitaxially grown, followed by a 28 nm GaN quantum well where the 2DEG channel is located. Then, a 6-nm-thick AlN layer was grown on the GaN quantum well as the top barrier and capped with a 1.5-nm-thick GaN layer to protect the AlN surface from oxidation. The Hall effect measurements at room temperature showed a 2DEG density of $n_s \sim 2.8 \times 10^{13}/\text{cm}^2$, a room-temperature electron mobility of $\mu \sim 260 \text{ cm}^2/\text{V} \cdot \text{s}$, and a corresponding sheet resistance of $R_{sh} \sim 835 \,\Omega/\Box$, with the indications of defect generation during nucleation. This sample was used for subsequent HEMT fabrication.

The mobility in such heterostructures can be significantly improved with modified nucleation conditions. For example, in a separate 3 nm AlN/ 21 nm GaN/ AlN quantum well heterostructure grown on the same bulk AlN substrate with different nucleation conditions, a 2DEG mobility of 601/ $1380 \text{ cm}^2/\text{V} \cdot \text{s}$, a sheet charge density of $3.2/2.6 \times 10^{13}/\text{cm}^2$, and a sheet resistance of $327/171 \Omega/\square$ at 300/77 K were observed. These are the highest measured mobility and

GHTSLINKA)

0003-6951/2017/110(6)/063501/5/\$30.00

optical-marker based Raman metrology of strain⁹ present in the active layers.



FIG. 1. (a) Schematic cross-section layer structure of the AlN/GaN/GaN heterostructure FETs on bulk AlN substrates (not to scale). (b) Images of a grown and processed sample (top), and an unprocessed bulk AlN substrate (bottom). (c) SEM image of a finished short gate length GaN quantum well field-effect transistor.

lowest sheet resistance for the AlN/GaN/AlN strained quantum well heterostructures on the AlN platform till date. However, the HEMT fabrication process on this lower sheet resistance sample was not successful because of lithographic misalignment in the processing of this particular sample coupled with the limited supply of bulk AlN substrates. At this stage, we do not completely understand the precise correlation between the nucleation conditions and the 2DEG transport properties. Several mechanisms could be limiting the Hall-effect mobilities in the strained QW channels, such as rough heterointerfaces, Stark-effect scattering,¹² and hole-drag due to a co-existence of a two-dimensional hole gas (2DHG) channel at the bottom GaN/AIN interface.¹⁰ A comprehensive study of transport is ongoing and should help identify the cause of the lower measured electron mobilities in such heterostructures compared to 2DEGs on GaN substrates.

An MBE regrowth process was employed to form the n+ GaN ohmic contacts to the 2DEG channel using a technique similar to what we have reported earlier.^{13–15} A \sim 200nm-thick SiO₂ mask was deposited on the nitride heterostructures using plasma-enhanced chemical vapor deposition (PECVD) and then patterned by reactive ion etching (RIE). The nitride regrowth regions were etched for $\sim 40 \text{ nm}$ using low-damage BCl₃/Cl₂ inductively coupled plasma reactive ion etching (ICP-RIE). MBE regrowth of \sim 100-nm-thick heavily Si-doped ($N_D \sim 10^{20}/\text{cm}^3$) n+ GaN was then performed. The polycrystalline GaN deposited on the SiO₂ mask was lifted off selectively. Nonalloyed ohmic contacts were formed by E-beam evaporation of 20/100 nm Ti/Au stacks. Optical lithography was used to pattern and deposit 50/100 nm Ni/Au gates for long channel devices directly on the GaN cap layer, as indicated in Fig. 2(a), as well as on top



FIG. 2. (a) Schematic cross-section of the AlN/GaN/AlN FET consisting a 28-nm-thick GaN OW channel grown on bulk single-crystal AlN substrate. The measured locations by the Raman spectroscopy are marked. (b) Raman spectroscopy as phonon probe measured for the access region, and the regrown source region. The Raman peak of the thick regrown GaN contact region is essentially identical to the bulk GaN peak shown by the arrow showing minimal residual strain. The thinner GaN QW channel in the access region is however significantly strained, as indicated by the large shift in the peak. (c) The Z-contrast crosssection scanning transmission electron microscopy (STEM) image showing the structure of the FET in the dashed region in (a). The inset image shows the high resolution STEM of the gated GaN QW channel region.



FIG. 3. DC common-source family of I-V's for (a) $L_g = 1 \,\mu$ m and (b) $L_g = 65 \,\text{nm}$ AlN/GaN/AlN FETs. (c) Transfer characteristics of both FETs in semi-log scale.

of the Ti/Au layers as contacts. Before fabricating short gate length transistors, a $5 \text{ nm Al}_2\text{O}_3$ layer was deposited by atomic layer deposition (ALD) on the entire sample. The Ni/ Au (15/50 nm) gate stacks were defined by electron-beam lithography (EBL) and lift-off for short gate length devices on top of the ALD oxide, as indicated in Fig. 1(a). A scanning electron microscope (SEM) image of a finished device is shown in Fig. 1(c). The whole processed sample on the bulk AlN wafer is also shown in Fig. 1(b). Unlike sapphire, the bulk AlN crystal is not completely transparent due to the presence of point defects.

The processed HEMT structure allowed the mapping of strain in the GaN quantum well channel using the optical marker technique.⁹ Fig. 2(a) indicates the locations where the Raman spectra shown in Fig. 2(b) were measured. Fig. 2(c) shows the source-side cross section of the processed device with a zoomed in image of the strained GaN quantum well under the gate. Because the regrown GaN regions are significantly thicker than the quantum well channel region, the difference in strain should be detectable in the Raman spectroscopy. The measured E_2^H Raman peaks in the two regions shown in Fig. 2(b) reveal the difference in the biaxial strain between these regions. The GaN quantum well region shows the expected peak at $E_2^H(QW) = 596.9 \text{ cm}^{-1}$, indicating that the quantum well GaN is compressively strained. The peak frequency and the FWHM of the Raman peaks are similar to the epitaxial heterostructure before the FET device fabrication, indicating the FET device processing preserved the crystal quality in the thin GaN quantum well channel. The thicker n+ GaN regrown region shows a peak at E_2^H (n+ GaN) = 568.9 cm⁻¹, which is close to the bulk GaN peak of E_2^H (Bulk GaN) = 567.4 cm⁻¹. The small residual compressive strain (<0.2%) and high relaxation in the n+ regrown GaN regions are expected because the thickness of 100 nm is large enough to relax the lattice mismatch almost completely in the heterostructure.

After the fabrication of the field-effect transistor, a 2DEG density of $n_s \sim 3.4 \times 10^{13}$ /cm², an electron mobility of $\mu \sim 180$ cm²/V·s, and a sheet resistance of $R_{sh} \sim 1020 \Omega/\Box$ were extracted by the Hall effect measurement at room temperature. The slight degradation from the asgrown sample may be due to the modification of surface states by the ALD Al₂O₃ layer. A contact resistance of

 $0.13 \,\Omega \cdot \text{mm}$ and a sheet resistance of $1100 \,\Omega/\Box$ were measured by an independent transmission-line method (TLM); the TLM sheet resistance was in good agreement with the value obtained from the Hall effect measurement.

The measured DC common-source output characteristic current-voltage I-V's of (a) a long channel FET and (b) a short channel AIN/GaN/AIN FET are shown in Fig. 3. The device dimensions are: (a) $W_g/L_g = 50/1 \,\mu\text{m}, L_{gs}/L_{sd}$ = 1.5/5 μ m and (b) $W_g/L_g = 2 \times 50 \ \mu$ m/65 nm, $L_{gs}/L_{sd} =$ 170/850 nm. At $V_{gs} = +1$ V and $V_{ds} = 12$ V, the maximum drain current density for the short channel FETs reaches $I_{d}^{max} \sim 2.0$ A/mm, which is ~3 times higher than the 0.6 A/mm measured for the long channel FETs. As shown in Figure 4, a 80-nm-long gate device exhibited drain current density of 2.8 A/mm at $V_{gs} = +3$ V and $V_{ds} = 12$ V. This higher current than the 65 nm gate length device is due to a shorter gate-source spacing leading to lower source access resistance. Because this device had a half-gate, it did not allow RF measurement of speed and is therefore not discussed further. Thus, the reduction of the device dimensions is seen to dramatically boost the current drive despite the high sheet resistance.

The current drive exceeding 2 A/mm is comparable to the state-of-the-art GaN HEMTs on various other substrate platforms.^{1–5} It is a significant improvement from the



FIG. 4. DC common-source family of $I_d - V_{ds}$ for an $L_g = 80$ nm AlN/GaN/ AlN FETs reaching a record high current drive of 2.8 A/mm.



FIG. 5. (a) Transfer characteristics of the FETs with 65-nm-long gates in linear scale. (b) Pulsed IV measurements with a 500-ns pulse width and a 0.5-ms period. (c) Small-signal RF characteristics of the device showing current gain and unilateral gain $f_T/f_{max} = 120/24$ GHz.

~1.4 A/mm of the similar AlN/GaN/AlN FETs that were demonstrated earlier on an AlN-on-sapphire platform.¹⁰ The on-resistance R_{on} was extracted to be ~8.4 Ω · mm and ~1.8 Ω · mm at $V_{gs} = +1$ V for long and short channel FETs, respectively. For the 65-nm-long gate devices, a high output conductance was observed for the 28-nm-thick GaN QW channel due to the short-channel effects. With thinner GaN quantum wells and thinner gate barrier stacks, such short channel effects can be suppressed in the future by the presence of the AlN back barrier.

The on/off transfer characteristics of the long and short channel FETs are shown in Fig. 3(c) in a semi-log scale. The gate leakage current in the long-channel FET indicates that the MBE growth is not optimal yet, and defects have been generated in the epitaxial process. The ALD Al₂O₃ gate dielectric cuts down the leakage, improving the on/off ratio to three orders of magnitude for the short channel devices.

The linear plot of the transistor gain (transconductance) and the transfer characteristics of the 65-nm-long gate device are shown in Fig. 5(a) as a function of the gate voltage. The peak extrinsic transconductance reached is $g_m^{max} \sim 250$ mS/ mm at $V_{gs} = -6.8$ V and $V_{ds} = 8$ V, corresponding to an intrinsic transconductance of 270 mS/mm for a source access $R_s \sim 0.3 \,\Omega \cdot \mathrm{mm}.$ The resistance threshold voltage $V_{th} = -9.1$ V at $V_{ds} = 8$ V was obtained by a linear extrapolation of the drain current at the peak transconductance. The negative threshold voltage is close to what is expected for the high 2DEG density $(3.4 \times 10^{13}/\text{cm}^2)$ and the gate capacitance.

The device performance under large-signal drive was investigated by pulsed *I*–*V* measurements, as shown in Fig. 5(b). Using a 500-ns pulse width and a 0.5-ms period, the drain current density I_d at $V_{gs} = 0$ V cold pulsed from $(V_{gs}, V_{ds}) = (0 \text{ V}, 0 \text{ V})$ is observed to be higher than what is measured without pulsing at DC. The drain current drive pulsed from (-10 V, 0 V) and (-10 V, 10 V) showed an $\sim 18\%$ gate lag and an $\sim 16\%$ drain lag on the unpassivated devices. The current saturation is not observed in pulsed *I*–*V* measurements due to the short channel effects. To improve the large signal performance and enhance environmental robustness, the passivation of surface states is necessary in the future devices. ^{16,17}

The on-wafer device RF measurements were taken using an HP 8510C vector network analyzer in the frequency range from 0.25 to 30 GHz. Fig. 5(c) shows the current gain $|h_{21}|^2$ and the unilateral gain \mathcal{U} as a function of the frequency for devices biased at peak f_T conditions ($V_{gs} = -7.8 \text{ V}$, $V_{ds} = 8.0 \text{ V}$). A unity current-gain cutoff frequency $f_T = 120$ GHz was extracted by the extrapolation of $|h_{21}|^2$ following the 20-dB/decade slope. Improving the mobility from the current value of ~180 cm²/V · s will reduce the channel charging delay and enable a higher f_T .¹⁸ An $f_T \cdot L_g$ product of 7.8 GHz · μ m was obtained, with for a gate-length-to-barrierthickness aspect ratio of 5.2. For similar AlN/GaN/AlN FETs without a gate dielectric on AlN template on sapphire,¹⁰ the $f_T \cdot L_g$ product is 10.4 GHz · μ m with the aspect ratio of 13.3. Due to resistive rectangular gates, the measured low $f_{max} \sim 24$ GHz can be enhanced with T-gates¹⁹ in the future embodiments of the device.

In conclusion, this work reports the DC and RF performances of AlN/GaN/AlN quantum well FETs on bulk AlN substrates with regrown ohmic contacts for the first time. By performing Raman spectroscopy with the AlN/GaN/AlN quantum wells as an optical marker, we demonstrate the direct measurement of significant lateral strain variations between the GaN QW channel region and the regrown GaN region in the fabricated FET devices. With a 2DEG density of 3.4×10^{13} /cm², the devices pinched off and a record high drain current exceeding 2 A/mm was achieved. Despite the low electron mobility, the 65-nm-long gate devices show an $f_T \sim 120 \,\mathrm{GHz}$. As the homoepitaxial material quality improves, boosts in the electron mobility to the level in conventional GaN HEMTs (i.e., $\sim 1500 \text{ cm}^2/\text{V} \cdot \text{s}$) is possible, which will result in a major boost in the performance of FETs on bulk AIN. The HEMT performance stands to benefit tremendously from the high thermal conductivity of the AlN substrate and by improved lateral and vertical scaling afforded by the AlN substrate platform. By using thicker large bandgap AlN barrier layers and AlGaN channels, FETs on bulk AlN can significantly improve the breakdown characteristics and thermal handling over the existing state-of-the-art and can present a compelling case for high power applications.

This work was supported in part by the Office of Naval Research THz MURI project supported by Dr. Paul Maki and by the Designing Materials to Revolutionize and Engineer Our Future (DMREF) Program under Award No. 1534303, funded by the National Science Foundation.

- ¹K. Shinohara, D. Regan, A. Corrion, D. Brown, Y. Tang, J. Wong, G. Candia, A. Schmitz, H. Fung, S. Kim, and M. Mi-covic, "Self-aligned-gate GaN-HEMTs with heavily-doped n+ GaN ohmic contacts to 2DEG," in *Proceedings of the IEEE IEDM* (2012), p. 617.
- ²Y. Yue, Z. Hu, J. Guo, B. Sensale-Rodriguez, G. Li, R. Wang, F. Faria, T. Fang, B. Song, S. Guo, T. Kosel, G. Snider, P. Fay, D. Jena, and H. Xing, "InAlN/AlN/GaN HEMTs with regrown ohmics and f_T of 370 GHz," IEEE Electron Device Lett. **33**, 988 (2012).
- ³D. S. Lee, X. Gao, S. Guo, D. Kopp, P. Fay, and T. Palacios, "300-GHz InAlN/GaN HEMTs with InGaN back barrier," IEEE Electron Device Lett. **32**, 1525 (2011).
- ⁴Y. Yue, Z. Hu, J. Guo, B. Sensale-Rodriguez, G. Li, R. Wang, F. Faria, B. Song, X. Gao, S. Guo, T. Kosel, G. Snider, P. Fay, D. Jena, and H. G. Xing, "Ultrascaled InAlN/GaN high electron mobility transistors with cutoff frequency of 400 GHz," Jpn. J. Appl. Phys. **52**, 08JN14 (2013).
- ⁵D. J. Denninghoff, J. Lu, E. Ahmadi, S. Keller, and U. K. Mishra, "N-polar GaN/InAlN MIS-HEMT with 400-GHz fmax," in *IEEE Device Research Conference Technical Digest* (2012), p. 151.
- ⁶G. A. Slack, R. A. Tanzilli, R. O. Pohl, and J. W. Vandersande, J. Phys. Chem. Solids **48**, 641 (1987).
- ⁷M. E. Levinshtein and S. L. Rumyantsev, *Properties of advanced semiconductor materials: GaN, AlN, SiC, BN, SiC, SiGe* (John Wiley & Sons, New Jersey, 2001).
- ⁸X. Hu, J. Deng, N. Pala, R. Gaska, M. S. Shur, C. Q. Chen, J. Yang, G. Simin, M. A. Khan, J. C. Rojo, and L. J. Schowalter, "AlGaN/GaN hetero-structure field-effect transistors on single-crystal bulk AlN," Appl. Phys. Lett. 82, 1299 (2003).
- ⁹M. Qi, G. Li, V. Protasenko, P. Zhao, J. Verma, B. Song, S. Ganguly, M. Zhu, Z. Hu, X. Yan, A. Mintairov, H. Xing, and D. Jena, "Dual optical marker Raman characterization of strained GaN-channels on AlN using AlN/GaN/AlN quantum wells and 15N isotopes," Appl. Phys. Lett. **106**, 041906 (2015).
- ¹⁰G. Li, B. Song, S. Ganguly, M. Zhu, R. Wang, X. Yan, J. Verma, V. Protasenko, H. Xing, and D. Jena, "Two-dimensional electron gases in

strained quantum wells for AlN/GaN/AlN double heterostructure fieldeffect transistors on AlN," Appl. Phys. Lett. **104**, 193506 (2014).

- ¹¹G. Li, R. Wang, J. Guo, J. Verma, Z. Hu, Y. Yue, F. Faria, Y. Cao, M. Kelly, T. Kosel, H. Xing, and D. Jena, "Ultra- thin body GaN-on-insulator quantum well FETs with regrown ohmic contacts," IEEE Electron Device Lett. 33, 661–664 (2012).
- ¹²R. Jana and D. Jena, "Stark-effect scattering in rough quantum wells," Appl. Phys. Lett. **99**, 012104 (2011).
- ¹³J. Guo, Y. Cao, C. Lian, T. Zimmermann, G. Li, J. Verma, X. Gao, S. Guo, P. Saunier, M. Wistey, D. Jena, and H. Xing, "Metal-face InAlN/AlN/GaN high electron mobility transistors with regrown ohmic contacts by molecular beam epitaxy," Phys. Status Solidi A 208, 1617 (2011).
- ¹⁴F. Faria, J. Guo, P. Zhao, G. Li, P. Kandaswamy, M. Wistey, H. Xing, and D. Jena, "Ultra-low resistance ohmic contacts to GaN with high Si doping concentrations grown by molecu- lar beam epitaxy," Appl. Phys. Lett. **101**, 032109 (2012).
- ¹⁵J. Guo, G. Li, F. Faria, Y. Cao, R. Wang, J. Verma, X. Gao, S. Guo, E. Beam, A. Ketterson, M. Schuette, P. Saunier, M. Wistey, D. Jena, and H. Xing, "MBE-regrown ohmics in InAlN HEMTs with a regrowth interface resistance of 0.05 Ohm mm," IEEE Electron Device Lett. 33, 525 (2012).
- ¹⁶R. Wang, G. Li, O. Laboutin, Y. Cao, W. Johnson, G. Snider, P. Fay, D. Jena, and H. Xing, "210-GHz InAlN/GaN HEMTs with dielectric-free passivation," IEEE Electron Device Lett. **32**, 892 (2011).
- ¹⁷B. M. Green, K. K. Chu, E. M. Chumbes, J. A. Smart, J. R. Shealy, and L. F. Eastman, "The effect of surface passivation on the microwave characteristics of AlGaN/GaN HFETs," IEEE Electron Device Lett. **21**, 268 (2000).
- ¹⁸N. Moll, M. R. Hueschen, and A. Fischer-Colbrie, "Pulse-doped AlGaAs/ InGaAs pseudomorphic MODFETs," IEEE Trans. Electron Devices 35, 879 (1988).
- ¹⁹R. Wang, G. Li, G. Karbasian, J. Guo, B. Song, Y. Yue, Z. Hu, O. Laboutin, Y. Cao, W. Johnson, G. Snider, P. Fay, D. Jena, and H. G. Xing, "Quaternary barrier InAlGaN HEMTs with f_T/f_{max} of 230/300 GHz," IEEE Electron Device Lett. **34**, 378–380 (2013).