

Enhancement-Mode Ga₂O₃ Vertical Transistors With Breakdown Voltage > 1 kV

Zongyang Hu^{ID}, Kazuki Nomoto, *Member, IEEE*, Wenshen Li^{ID}, Nicholas Tanen, Kohei Sasaki^{ID}, Akito Kuramata, Tohru Nakamura, *Fellow, IEEE*, Debdeep Jena, *Senior Member, IEEE*, and Huili Grace Xing, *Senior Member, IEEE*

Abstract—High-voltage vertical Ga₂O₃ MISFETs are developed employing halide vapor phase epitaxial (HVPE) layers on bulk Ga₂O₃ (001) substrates. The low charge concentration of $\sim 10^{16}$ cm⁻³ in the n-drift region allows three terminal breakdown voltages to reach up to 1057 V without field plates. The devices operate in the enhancement mode (E-mode) with a threshold voltage of ~ 1.2 – 2.2 V, a current on/off ratio of $\sim 10^8$, an on resistance of ~ 13 – 18 m $\Omega \cdot$ cm², and an output current of > 300 A/cm². This is the first report of high-voltage vertical Ga₂O₃ transistors with E-mode operation, a significant milestone toward realizing Ga₂O₃ based power electronics.

Index Terms— β -Ga₂O₃, HVPE, breakdown voltage, MISFET, MOSFET, FinFET, enhancement mode, vertical transistor, power electronics.

I. INTRODUCTION

GALLIUM oxides has emerged as a new semiconductor material for high-power applications in recent years. As the most stable form monoclinic β -Ga₂O₃ has been reported with a wide bandgap up to 4.9 eV [1], a high expected breakdown electric field up to 8 MV/cm [2] and a decent intrinsic electron mobility limit of 250 cm²/Vs [3], which enables high-voltage and high-power operation. The experimentally reported critical electric field up to 5.2 MV/cm [4], [5] already exceeds that of SiC and GaN [6], and electron mobility of 100–150 cm²/Vs has been achieved in both bulk substrates [7] as well as epitaxial layers [8]. In addition, low-

cost, large area single-crystal substrates [9] allow high-quality epitaxial layers to be developed using various methods.

There have been a few reports on high-performance Ga₂O₃ devices in the past few years. Following the first demonstration of Ga₂O₃-nanomembrane field-effect transistors (FETs) [10], this device platform has reached a high current density of 600 mA/mm [11]. Both lateral FinFETs [12] to attain enhancement-mode (E-mode) operation as well as vertical FinFET [13] to attain high areal current density have also been demonstrated. Other reported methods to achieve E-mode transistor operation include using very thin heavily-doped nano-membranes [11], recessed-gate [14], vertical moderately-doped Fins [12] and FETs with unintentionally doped channels and ion-implanted source and drain [15]. Lateral Ga₂O₃ MOSFETs on semi-insulating bulk substrates with field plates [16] are reported to show a breakdown voltage as high as 750 V. Vertical Schottky diodes on n-type bulk substrates [17] and halide vapor phase epitaxial (HVPE) structures [18] are also developed, showing the potential of high-voltage Ga₂O₃ devices.

The past year witnessed first few demonstrations of vertical Ga₂O₃ power transistors. Wong *et al.* [19] reported vertical MOSFETs with a buried current blocking layer (CBL) implanted with Mg; however, the devices showed limited gate modulation due to the difficulty in activating p-type dopants in Ga₂O₃. Simultaneously, our group reported the first vertical Ga₂O₃ Fin-based MISFETs or FinFETs with a current on/off ratio of 10^9 to overcome the difficulty in realizing p-type Ga₂O₃ [13]; however, the high charge concentration of 1×10^{17} cm⁻³ in the drift region led to depletion-mode operation and a relatively low breakdown voltage of 185 V. More recently, Sasaki *et al.* reported depletion-mode vertical trench MISFETs employing lightly-doped HVPE drift layers with decent gate modulation. However, a relatively small ratio of gate-length over channel-width ($1\text{-}\mu\text{m}/2\text{-}\mu\text{m}$) led to a high output conductance and a low operation voltage [20]. In this work, we demonstrate the first high-voltage vertical Ga₂O₃ MISFETs or FinFETs with E-mode operation and a breakdown voltage over 1 kV. These devices are referred as MISFETs to distinguish them from the conventional p-n junction based MOSFETs since there are no p-regions in these MISFETs.

II. DEVICE FABRICATION

The epitaxial layers were grown by HVPE on n-type bulk Ga₂O₃ (001) substrates ($n = 2 \times 10^{18}$ cm⁻³). The 10- μm thick

Manuscript received April 9, 2018; accepted April 22, 2018. Date of publication April 25, 2018; date of current version May 22, 2018. This work was supported in part by the NSF DMREF Program under Grant 1534303 monitored by J. Schlueter and in part by AFOSR under Grant FA9550-17-1-0048 monitored by K. Goretta. The review of this letter was arranged by Editor W. T. Ng. (*Corresponding authors: Zongyang Hu; Huili Grace Xing.*)

Z. Hu, K. Nomoto, and W. Li are with the School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853 USA (e-mail: zh249@cornell.edu).

N. Tanen is with the Department of Materials Science and Engineering, Cornell University, Ithaca, NY 14853 USA.

K. Sasaki and A. Kuramata are with Novel Crystal Technology, Inc., Sayama 350-1328, Japan.

T. Nakamura is with the Center for Micro-Nano Technology, Hosei University, Tokyo 184-0003, Japan.

D. Jena and H. G. Xing are with the Department of Materials Science and Engineering, School of Electrical and Computer Engineering, Kavli Institute at Cornell for Nanoscale Science, Cornell University, Ithaca, NY 14853 USA (e-mail: grace.xing@cornell.edu).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2018.2830184




Fig. 1. (a) Schematic cross-section of a Ga₂O₃ vertical power MISFET. (b) 52° SEM cross-section image of a completed Ga₂O₃ vertical Fin-MISFET showing a 330 nm wide and 795 nm long channel.

n-Ga₂O₃ epitaxial layer is doped with Si with a target doping concentration of $<2 \times 10^{16} \text{ cm}^{-3}$. Device fabrication started with Si ion implantation with a box profile of $5 \times 10^{19} \text{ cm}^{-3}$ in the top 50 nm of the drift layer, followed by an activation annealing in N₂ at 1000 °C and 1 atm for 30 min to reduce the contact resistance. Pt metal masks were then patterned by electron beam lithography and deposited by electron beam evaporation on the sample surface to define position and size of the FET channels. Vertical Fin-channels were etched in an inductively coupled plasma (ICP) system [13], [21] with a target width/height of 0.3/1.0 μm, respectively. Then, a 30 nm Al₂O₃ was deposited in an atomic layer deposition (ALD) system at 300 °C as the gate dielectric, immediately followed by a 50 nm thick Cr sputtered as the gate metal. The gate pads were deposited a few microns away from the channel for the convenience of electrical measurements. A photoresist planarization process was used to selectively etch away the gate metal/dielectric on top of the n-Ga₂O₃ source. Then, a 200 nm SiO₂ was deposited by plasma-enhanced chemical vapor deposition (PECVD) and a second planarization process was used to etch away the SiO₂ on top of the n+ source. The remaining SiO₂ in the device structure serves as the isolation spacer between the gate metal and the source metal. Finally, source ohmic contacts were formed by depositing Ti/Al/Pt, and device isolation was realized by etching away SiO₂ and Cr between active devices. The schematic cross section of a completed device with a single-finger channel is shown in Fig. 1(a), and a 52° cross-section image of a completed device taken in a focused ion beam (FIB) scanning electron microscopy (SEM) system is shown in Fig. 1(b). The channel width is measured to be 330 nm and the vertical gate length is 795 nm excluding the rounded corners at the bottom of the etched channel.

III. RESULTS AND DISCUSSION

The net charge concentration ($N_D - N_A$) in the n-Ga₂O₃ drift layer is estimated using capacitance–voltage ($C-V$) measurements on the vertical Cr/Al₂O₃/Ga₂O₃ MOS capacitors in the regions between transistors, which were defined in the same step with the gate pads. The results are shown in Fig. 2, where the net doping concentration is found to decrease from $\sim 1.2 \times 10^{16} \text{ cm}^{-3}$ at $\sim 0.35 \mu\text{m}$ below the etched Ga₂O₃ surface to $\sim 1 \times 10^{15} \text{ cm}^{-3}$ at $>2 \mu\text{m}$ below the




Fig. 2. (a) $C-V$ characteristics of a vertical MOS capacitor on the etched HVPE Ga₂O₃ drift layer. (b) Net charge concentration as a function of depth in the n-Ga₂O₃ drift layer extracted from the $C-V$ data in (a).




Fig. 3. Representative I_d-V_{ds} characteristics of a Ga₂O₃ vertical power MISFET, taken under pulsed conditions: a pulse width of 6 μs and a duty cycle of 0.06%.

etched Ga₂O₃ surface. This range of the net charge concentration is consistent with the profile desired to achieve E-mode operation and high breakdown voltage. In this analysis, the following parameters have been used: a depletion depth of 0.35 μm under zero bias in Ga₂O₃ with a dielectric constant ϵ_s of 10, an Al₂O₃ thickness of 30 nm with a dielectric constant of 9.1 and no interface charges at the Al₂O₃/Ga₂O₃ interface. Due to complexity, it is beyond the scope of this study to achieve a comprehensive understanding of doping and compensation mechanisms in lightly-doped Ga₂O₃ as well as distribution of interface charges between ALD dielectric and etched Ga₂O₃ surface.

Figure 3 shows the representative I_d-V_{ds} family curves of a fabricated vertical Ga₂O₃ MOSFET with a source area of 0.33 μm × 80 μm. In order to minimize the effects from device self-heating and interface trap states, the I_d-V_{ds} curves were measured under pulsed conditions. At V_{gs} of 3 V and V_{ds} of 10 V, the drain current reaches $\sim 350 \text{ A/cm}^2$ with an associated differential on-resistance of $\sim 18 \text{ m}\Omega\cdot\text{cm}^2$, normalized to the area of the n-Ga₂O₃ source. Non-uniformity due to doping across the wafer and partly device processing leads to variations in device performance, including the drain current density ranging from 300 to 500 A/cm², the on-resistance in the range of 13–18 mΩ·cm² and the threshold voltage (V_{th}) in the range of 1.2–2.2 V though the devices were designed to have the same geometry.

All the vertical Ga₂O₃ MISFETs exhibit E-mode, i.e. normally-off, operation. The representative I_d-V_{gs} transfer




Fig. 4. Representative I_d/I_g - V_{gs} transfer characteristics in the semi-log and linear scale, along with the extracted subthreshold slope.

characteristics of these devices are shown in Fig. 4. The V_{th} defined by linear extrapolation of the drain current at the peak transconductance is ~ 2.2 V. At $V_{ds} = 10$ V, the drain current on/off ratio is about 8 orders of magnitude, while the off-state leakage current is limited by the measurement system. The sub-threshold slope is measured to be ~ 85 mV/dec near a current density of 1 mA/cm² and the hysteresis is less than 0.2 V.

Given that the transport properties of these lightly-doped HVPE-grown β -Ga₂O₃ and the subsequently formed MOS junctions are yet to be fully characterized, we attempt to gain preliminary understanding on the V_{th} and carrier mobility in the vertical channel of these vertical MISFETs by using the C-V measurements of the MOS capacitors shown in Fig. 2. Assuming the quality of the MOS junction in the vertical fin-shaped channel is the same as that of the MOS junctions in the planar surface, and the net charge concentration in the vertical channel is uniform at $N_d \sim 1.2 \times 10^{16}$ cm⁻³, E-mode operation is expected since the 330-nm wide channel is fully depleted at $V_{gs} = 0$ V. V_{th} can be estimated by summing up two voltage components: 1) the voltage drop difference V_{th,Ga_2O_3} in the n-Ga₂O₃ channel, when reducing the depletion depth in Ga₂O₃ from 350 nm to 165 nm (half of the fin width), expressed as

$$V_{th,Ga_2O_3} = \frac{1}{2} \frac{qN_d W_1^2}{\epsilon_s} - \frac{1}{2} \frac{qN_d W_2^2}{\epsilon_s},$$

in which $W_1 = 350$ nm and $W_2 = 165$ nm, and 2) the associated voltage drop difference V_{th,Al_2O_3} across the Al₂O₃ gate oxide:

$$V_{th,Al_2O_3} = \frac{qN_d(W_1 - W_2)t_{ox}}{\epsilon_{ox}},$$

in which $t_{ox} = 30$ nm and $\epsilon_{ox} = 9.1\epsilon_0$. Assuming the same parameters shown in the earlier section, $V_{th,Ga_2O_3} \sim 1.03$ V and $V_{th,Al_2O_3} \sim 0.13$ V are calculated, thus leading to an estimated $V_{th} \sim 1.2$ V. This estimated value falls in the range of the measured V_{th} . However, we believe these devices suffer from interfacial states near the Al₂O₃/Ga₂O₃ interface, which can shift V_{th} as well as reduce gate efficiency. Assuming the vertical channel is solely responsible for the observed R_{on} of 18 m Ω .cm² and also assuming it is achieved under the flatband condition, we can estimate the *apparent electron field-effect mobility* in the vertical channel to be ~ 3 cm²/Vs. This




Fig. 5. Representative three-terminal off-state (at $V_{gs} = 0$ V) I_d/I_g - V_{ds} characteristics and breakdown voltage of Ga₂O₃ vertical power MISFETs.

value is significantly lower than the previously reported electron Hall mobility in β -Ga₂O₃, which could be attributed to the effects of the source ohmic contact resistance, the drain ohmic contact resistance, traps near the Al₂O₃/Ga₂O₃ interfaces, and possibly compensating dopants in the lightly doped n-Ga₂O₃. Unfortunately, all these parasitic parameters cannot be reliably determined in the current device geometry and are thus left for future investigation.

The off-state leakage currents and 3-terminal breakdown voltages in these vertical power MISFETs are measured at $V_{gs} = 0$ V. The representative results are plotted in Fig. 5: both the drain and gate leakage currents remain low, near the detection limit of the measurement instrument, before the hard breakdown near 1057 V. Assuming a 1-dimensional electric field distribution in the drift region, the peak electric field under the gate pad is estimated to be ~ 1.44 MV/cm, which is far below the expected breakdown electric field of β -Ga₂O₃. However, 2-dimensional device simulations reveal that the electric field peaks near the outer edges of the gate pads as well as the bottom corners of the vertical Ga₂O₃ channel at much higher values than 1.44 MV/cm. In fact, examination of the devices after breakdown shows visible damage near the outer edges of the gate pads. For the same reason, the three-terminal BV demonstrated in this work is slightly lower compared to the two-terminal BVs in heterojunction p-Cu₂O/n-Ga₂O₃ diode fabricated on similar HVPE-Ga₂O₃ epitaxial layers and substrates [22]. Therefore, we expect that higher breakdown voltages be achieved by implementing field plates or ion implantation edge termination techniques, similar to what has been achieved in GaN vertical power devices [6], [23]–[25].

IV. CONCLUSION

β -Ga₂O₃ vertical power MISFETs based on HVPE epitaxial drift layers on bulk Ga₂O₃ substrates are demonstrated in this work. Breakdown voltages higher than 1000 V, on/off ratios of 10⁸, and enhancement mode operation are simultaneously achieved. As the first demonstration of high performance Ga₂O₃ vertical transistors, this work shows that Ga₂O₃ vertical devices have great potential in high-power applications.

REFERENCES

- [1] M. Orita, H. Ohta, M. Hirano, and H. Hosono, "Deep-ultraviolet transparent conductive β -Ga₂O₃ thin films," *Appl. Phys. Lett.*, vol. 77, no. 25, pp. 4166–4168, 2000, doi: 10.1063/1.1330559.

- [2] M. Higashiwaki, A. Kuramata, H. Murakami, and Y. Kumagai, "State-of-the-art technologies of gallium oxide power devices," *J. Phys. D, Appl. Phys.*, vol. 50, no. 33, p. 333002, 2017, doi: [10.1088/1361-6463/aa7aff](https://doi.org/10.1088/1361-6463/aa7aff).
- [3] N. Ma, N. Tanen, A. Verma, Z. Guo, T. Luo, H. Xing, and D. Jena, "Intrinsic electron mobility limits in β -Ga₂O₃," *Appl. Phys. Lett.*, vol. 109, no. 21, p. 212101, 2016, doi: [10.1063/1.4968550](https://doi.org/10.1063/1.4968550).
- [4] A. J. Green, K. D. Chabak, E. R. Heller, R. C. Fitch, M. Baldini, A. Fiedler, K. Irmscher, G. Wagner, Z. Galazka, S. E. Tetlak, A. Crespo, K. Leedy, and G. H. Jessen, "3.8-MV/cm breakdown strength of MOVPE-grown Sn-doped β -Ga₂O₃ MOSFETs," *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 902–905, Jul. 2016, doi: [10.1109/LED.2016.2568139](https://doi.org/10.1109/LED.2016.2568139).
- [5] X. Yan, I. S. Esqueda, J. Ma, J. Tice, and H. Wang, "High breakdown electric field in β -Ga₂O₃/graphene vertical barristor heterostructure," *Appl. Phys. Lett.*, vol. 112, no. 3, p. 032101, 2018, doi: [10.1063/1.5002138](https://doi.org/10.1063/1.5002138).
- [6] Z. Hu, K. Nomoto, B. Song, M. Zhu, M. Qi, M. Pan, X. Gao, V. Protasenko, D. Jena, and H. G. Xing, "Near unity ideality factor and Shockley-Read-Hall lifetime in GaN-on-GaN *p-n* diodes with avalanche breakdown," *Appl. Phys. Lett.*, vol. 107, no. 24, p. 243501, 2015, doi: [10.1063/1.4937436](https://doi.org/10.1063/1.4937436).
- [7] T. Oishi, Y. Koga, K. Harada, and M. Kasu, "High-mobility β -Ga₂O₃ (201) single crystals grown by edge-defined film-fed growth method and their Schottky barrier diodes with Ni contact," *Appl. Phys. Exp.*, vol. 8, no. 3, p. 031101, 2015, doi: [10.7567/APEX.8.031101](https://doi.org/10.7567/APEX.8.031101).
- [8] M. Baldini, M. Albrecht, A. Fiedler, K. Irmscher, R. Schewski, and G. Wagner, "Si- and Sn-doped homoepitaxial β -Ga₂O₃ layers grown by MOVPE on (010)-oriented substrates," *ECS J. Solid State Sci. Tech.*, vol. 6, no. 2, pp. Q3040–Q3044, 2016, doi: [10.1149/2.0081702jss](https://doi.org/10.1149/2.0081702jss).
- [9] E. G. Villora, K. Shimamura, Y. Yoshikawa, K. Aoki, and N. Ichinose, "Large-size β -Ga₂O₃ single crystals and wafers," *J. Cryst. Growth*, vol. 270, nos. 3–4, pp. 420–426, 2004, doi: [10.1016/j.jcrysgro.2004.06.027](https://doi.org/10.1016/j.jcrysgro.2004.06.027).
- [10] W. S. Hwang, A. Verma, H. Peelaers, V. Protasenko, S. Rouvimov, H. Xing, A. Seabaugh, W. Haensch, C. Van de Walle, Z. Galazka, M. Albrecht, R. Fornari, and D. Jena, "High-voltage field effect transistors with wide-bandgap β -Ga₂O₃ nanomembranes," *Appl. Phys. Lett.*, vol. 104, no. 20, p. 203111, 2014, doi: [10.1063/1.4879800](https://doi.org/10.1063/1.4879800).
- [11] H. Zhou, M. Si, S. Alghamdi, G. Qiu, L. Yang, and P. D. Ye, "High-performance depletion/enhancement-ode β -Ga₂O₃ on insulator (GOOI) field-effect transistors with record drain currents of 600/450 mA/mm," *IEEE Electron Device Lett.*, vol. 38, no. 1, pp. 103–106, Jan. 2017, doi: [10.1109/LED.2016.2635579](https://doi.org/10.1109/LED.2016.2635579).
- [12] K. D. Chabak, N. Moser, A. J. Green, D. E. Walker, Jr., S. E. Tetlak, E. Heller, A. Crespo, R. Fitch, J. P. McCandless, K. Leedy, M. Baldini, G. Wagner, Z. Galazka, X. Li, and G. Jessen, "Enhancement-mode Ga₂O₃ wrap-gate fin field-effect transistors on native (100) β -Ga₂O₃ substrate with high breakdown voltage," *Appl. Phys. Lett.*, vol. 109, no. 1, p. 213501, 2016, doi: [10.1063/1.4967931](https://doi.org/10.1063/1.4967931).
- [13] Z. Hu, K. Nomoto, W. Li, L. J. Zhang, J.-H. Shin, N. Tanen, T. Nakamura, D. Jena, and H. G. Xing, "Vertical fin Ga₂O₃ power field-effect transistors with on/off ratio $>10^9$," in *Proc. Device Res. Conf. (DRC)*, Jun. 2017, pp. 1–3, doi: [10.1109/DRC.2017.7999512](https://doi.org/10.1109/DRC.2017.7999512).
- [14] K. D. Chabak, J. P. McCandless, N. A. Moser, A. J. Green, K. Mahalingam, A. Crespo, N. Hendricks, B. M. Howe, S. E. Tetlak, K. Leedy, R. C. Fitch, D. Wakimoto, K. Sasaki, A. Kuramata, and G. H. Jessen, "Recessed-gate enhancement-mode β -Ga₂O₃ MOSFETs," *IEEE Electron Device Lett.*, vol. 39, no. 1, pp. 67–70, Jan. 2018, doi: [10.1109/LED.2017.2779867](https://doi.org/10.1109/LED.2017.2779867).
- [15] M. H. Wong, Y. Nakata, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "Enhancement-mode Ga₂O₃ MOSFETs with Si-ion-implanted source and drain," *Appl. Phys. Exp.*, vol. 10, no. 4, p. 041101, 2017, doi: [10.7567/APEX.10.041101](https://doi.org/10.7567/APEX.10.041101).
- [16] M. H. Wong, K. Sasaki, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "Field-plated Ga₂O₃ MOSFETs with a breakdown voltage of over 750 V," *IEEE Electron Device Lett.*, vol. 37, no. 2, pp. 212–215, Feb. 2016, doi: [10.1109/LED.2015.2512279](https://doi.org/10.1109/LED.2015.2512279).
- [17] B. Song, A. K. Verma, K. Nomoto, M. Zhu, D. Jena, and H. Xing, "Vertical Ga₂O₃ Schottky barrier diodes on single-crystal β -Ga₂O₃ (–201) substrates," in *Proc. Device Res. Conf. (DRC)*, Jun. 2016, pp. 1–3, doi: [10.1109/DRC.2016.7548440](https://doi.org/10.1109/DRC.2016.7548440).
- [18] K. Konishi, K. Goto, H. Murakami, Y. Kumagai, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "1-kV vertical Ga₂O₃ field-plated Schottky barrier diodes," *Appl. Phys. Lett.*, vol. 110, no. 10, p. 103506, 2017, doi: [10.1063/1.4977857](https://doi.org/10.1063/1.4977857).
- [19] M. H. Wong, K. Goto, A. Kuramata, S. Yamakoshi, H. Murakami, Y. Kumagai, and M. Higashiwaki, "First demonstration of vertical Ga₂O₃ MOSFET: Planar structure with a current aperture," in *Proc. 75th Annu. Device Res. Conf. (DRC)*, Jun. 2017, pp. 1–2, doi: [10.1109/DRC.2017.7999413](https://doi.org/10.1109/DRC.2017.7999413).
- [20] K. Sasaki, Q. T. Thieu, D. Wakimoto, Y. Koishikawa, A. Kuramata, and S. Yamakoshi, "Depletion-mode vertical Ga₂O₃ trench MOSFETs fabricated using Ga₂O₃ homoepitaxial films grown by halide vapor phase epitaxy," *Appl. Phys. Exp.*, vol. 10, no. 12, p. 124201, 2017, doi: [10.7567/APEX.10.124201](https://doi.org/10.7567/APEX.10.124201).
- [21] L. Zhang, A. Verma, H. Xing, and D. Jena, "Inductively-coupled-plasma reactive ion etching of single-crystal β -Ga₂O₃," *Jpn. J. Appl. Phys.*, vol. 56, no. 3, p. 030304, 2017, doi: [10.7567/JJAP.56.030304](https://doi.org/10.7567/JJAP.56.030304).
- [22] T. Watahiki, Y. Yuda, A. Furukawa, M. Yamamuka, Y. Takiguchi, and S. Miyajima, "Heterojunction p-Cu₂O/n-Ga₂O₃ diode with high breakdown voltage," *Appl. Phys. Lett.*, vol. 111, no. 22, p. 222104, 2017, doi: [10.1063/1.4998311](https://doi.org/10.1063/1.4998311).
- [23] Z. Hu, W. Li, K. Nomoto, M. Zhu, X. Gao, M. Pilla, D. Jena, and H. G. Xing, "GaN vertical nanowire and fin power MISFETs," in *Proc. 75th Annu. Device Res. Conf. (DRC)*, Jun. 2017, pp. 1–2, doi: [10.1109/DRC.2017.7999511](https://doi.org/10.1109/DRC.2017.7999511).
- [24] Y. Zhang, M. Sun, D. Piedra, J. Hu, Z. Liu, Y. Liu, X. Gao, K. Shepard, and T. Palacios, "1200 V GaN vertical fin power field-effect transistors," in *IEDM Tech. Dig.*, Dec. 2017, pp. 9.2.1–9.2.4, doi: [10.1109/IEDM.2017.8268357](https://doi.org/10.1109/IEDM.2017.8268357).
- [25] K. Nomoto, Z. Hu, B. Song, M. Zhu, M. Qi, R. Yan, V. Protasenko, E. Imhoff, J. Kuo, N. Kaneda, T. Mishima, T. Nakamura, D. Jena, and H. G. Xing, "GaN-on-GaN *p-n* power diodes with 3.48 kV and 0.95 m Ω -cm²: A record high figure-of-merit of 12.8 GW/cm²," in *IEDM Tech. Dig.*, Dec. 2015, pp. 9.7.1–9.7.4, doi: [10.1109/IEDM.2015.7409665](https://doi.org/10.1109/IEDM.2015.7409665).